


01. Block Diagram
02. System Setting
03. CPU_DMI/PEG/eDP/DDI
04. CPU_DDR4
05. CPU_GND
06. CPU_CFG/RSVD
07. CPU_XDP
08. CPU_PWR
09. CPU_PWR
10. CPU_POWER_CAP
11. TBT_Alpine-Ridge
12. TBT_TPS65982/Type C
13. TBT_PWR
14. DIM_DDR4 SO-DIMM A(0) TOP
15. DIM_DDR4 SO-DIMM B(0) TOP
16. DIM_DDR4 SO-DIMM A(1) BOT
18. DIM_CA/DQ Voltage
20. PCH-CPT(1)_IHDA/RTC/JTA
21. PCH-CPT(2)_PCIE/USB2/MISC
22. PCH-CPT(3)_CLK/LPC/USB3
23. PCH-CPT(4)_CRT/eDP/DP
24. PCH-CPT(5)_SPI
25. PCH-CPT(6)_GPIO
26. PCH-CPT(7)_POWER/GND
27. PCH-CPT(8)_POWER/GND
28. PCH-SPI ROM/OTH
29. PCH-XDP
30. KBC_IT8995
31. KBC_KB/TP
32. RST_Reset Circuit
33. LAN_RTL8111GUX-CG
34. LAN_RJ45 CON
36. AUD-ALC668
37. AUD-INT SPK/MIC
38. AUD_EXT Jack
39. AUD_INT WOOFER
40. <<TP/LED IO BD>>
42. <<CR_GL3213_IO_BD>>
43. CB_IO_CON
44. BUG_LPC
45. eDP_CON
46. CRT_CONN
47. Display Port
48. HDMI
49. USB_IO_CON
50. FAN_Thermal Sensor/Fan
51. NGFF_SSD CON
52. NGFF/HDD/ODD CON
53. USB3.0 Port
54. NGFF_WLAN/BT
55. <<USB3.0 IO BD>>
56. LED/Switch
57. DSG_Discharge
58. PRO_Protect
59. <<DC JACK IN IO BD>>
60. DC/BAT IN
63. <<Power Botton IO BD>>
65. ME_W2B CON/NUT
69. OTH_EMI Caps
70. GPU_PCIE I/F
71. GPU_POWER
72. GPU_FRAME BUFFER
73. VRAM-CHANNEL A
74. VRAM-CHANNEL B
76. GPU_CLOCK/STRAP/GPIO
78. GPU_LVDS/HDMI/Edp/DP/CRT
80. PW_SKYLAKE (1)
81. PW_SKYLAKE (2)
82. PW_SKYLAKE (3)
83. PW_+1.0VSUS
84. PW_+VCCIO
86. PW_1.2V/+VTT/2.5V
87. PW_+3VADSW/+5VSUS
88. PW_LOAD Switch
89. PW_CHARGER
90. PW_PROTECTION
91. PW_+NVDD
92. PW_+PEX_VDD
93. PW_+FBVDDQ
94. PW_THUNDERBOLT
97. PW_OV
99. PW_FLOW CHART
100. Power On Timing--AC mode
101. Power On Timing--DC mode
102. History

FX502VE/D Block Diagram



CPU

Kabylake H-Processor
BGA Quad Core

PCH-H

HM175

PCIE x16

DDR4

DM3.0 x4

Page 3-6

PCIE #13/SATA P0

PCIE #12/SATA P2

PCIE #9-12

PCIE Storage

Azalia

USB3.0

USB 2.0

Page 20-29

USB Port 1

Page 53

USB Port 3

Page 68

USB Port 4

Page 68

Card Reader
GENESYS GL3213-OHY0

Page 67

CMOS Camera

Page 45

eDP

BDI_1

BDI_2

LCD Panel (eDP)

Page 45

DP Repeater
PS8330B

Page 47

DP

Level Shifter
PS8201A

HDMI
4K2K

PCIE x1

GigaLAN
Realtek RTL8111GUX-CG

Page 33

RJ45

Page 34

MiniCard
WIFI/WIMax+BT

Page 69

Power

VCORE+VCCGT

Page 80

VCORE+VCCGT

Page 81

+VCCSA

Page 82

+1.0VSUS

Page 83

+VCCIO

Page 84

+1.2V/+2.5V

Page 86

System (+3VA/+5VA)

Page 87

Load Switch

Page 88

Power Charger

Page 89

VGA CORE (+NVDD)

Page 91

PEX_VDD (+1.05V)

Page 92

+FBVDDQ

Page 93

TBT (+VCC12V)

Page 94

Power OV

Page 97

Size

Custom

Title :

Block Diagram

Dept.:

ASUSTek COMPUTER

Engineer:

Wade_Huang

Date:

Wednesday, February 15, 2017

Sheet

1

of

102

Project Name

FX502VD

Rev

2.0

	Definit	Site Aa	Signal Name	INTPUFO	EXTPUFO	Psew
APP_A0	SE148	Station	SE_148		PP 100	+100
APP_A1	SE200	Station	SE_200			
APP_A2	SE401	Station	SE_401			
APP_A3	SE402	Station	SE_402			
APP_A4	SE403	Station	SE_403			
APP_A5	SE404	Station	SE_404			
APP_A6	SE405	Station	SE_405			
APP_A7	SE406	Station	SE_406			
APP_A8	SE407	Station	SE_407			+100
APP_A9	SE408	Station	SE_408		PP 100	+100
APP_A10	SE409	Station	SE_409		PP 8-16	+100
APP_A11	SE410	Station	SE_410			
APP_A12	SE411	Station	SE_411			
APP_A13	SE412	Station	SE_412			
APP_A14	SE413	Station	SE_413			
APP_A15	SE414	Station	SE_414			
APP_A16	SE415	Station	SE_415			
APP_A17	SE416	Station	SE_416			
APP_A18	SE417	Station	SE_417			
APP_A19	SE418	Station	SE_418			
APP_A20	SE419	Station	SE_419			
APP_A21	SE420	Station	SE_420			
APP_A22	SE421	Station	SE_421			
APP_A23	SE422	Station	SE_422			
APP_A24	SE423	Station	SE_423			
APP_A25	SE424	Station	SE_424			
APP_A26	SE425	Station	SE_425			
APP_A27	SE426	Station	SE_426			
APP_A28	SE427	Station	SE_427			
APP_A29	SE428	Station	SE_428			
APP_A30	SE429	Station	SE_429			
APP_A31	SE430	Station	SE_430			
APP_A32	SE431	Station	SE_431			
APP_A33	SE432	Station	SE_432			
APP_A34	SE433	Station	SE_433			
APP_A35	SE434	Station	SE_434			
APP_A36	SE435	Station	SE_435			
APP_A37	SE436	Station	SE_436			
APP_A38	SE437	Station	SE_437			
APP_A39	SE438	Station	SE_438			
APP_A40	SE439	Station	SE_439			
APP_A41	SE440	Station	SE_440			
APP_A42	SE441	Station	SE_441			
APP_A43	SE442	Station	SE_442			
APP_A44	SE443	Station	SE_443			
APP_A45	SE444	Station	SE_444			
APP_A46	SE445	Station	SE_445			
APP_A47	SE446	Station	SE_446			
APP_A48	SE447	Station	SE_447			
APP_A49	SE448	Station	SE_448			
APP_A50	SE449	Station	SE_449			
APP_A51	SE450	Station	SE_450			
APP_A52	SE451	Station	SE_451			
APP_A53	SE452	Station	SE_452			
APP_A54	SE453	Station	SE_453			
APP_A55	SE454	Station	SE_454			
APP_A56	SE455	Station	SE_455			
APP_A57	SE456	Station	SE_456			
APP_A58	SE457	Station	SE_457			
APP_A59	SE458	Station	SE_458			
APP_A60	SE459	Station	SE_459			
APP_A61	SE460	Station	SE_460			
APP_A62	SE461	Station	SE_461			
APP_A63	SE462	Station	SE_462			
APP_A64	SE463	Station	SE_463			
APP_A65	SE464	Station	SE_464			
APP_A66	SE465	Station	SE_465			
APP_A67	SE466	Station	SE_466			
APP_A68	SE467	Station	SE_467			
APP_A69	SE468	Station	SE_468			
APP_A70	SE469	Station	SE_469			
APP_A71	SE470	Station	SE_470			
APP_A72	SE471	Station	SE_471			
APP_A73	SE472	Station	SE_472			
APP_A74	SE473	Station	SE_473			
APP_A75	SE474	Station	SE_474			
APP_A76	SE475	Station	SE_475			
APP_A77	SE476	Station	SE_476			
APP_A78	SE477	Station	SE_477			
APP_A79	SE478	Station	SE_478			
APP_A80	SE479	Station	SE_479			
APP_A81	SE480	Station	SE_480			
APP_A82	SE481	Station	SE_481			
APP_A83	SE482	Station	SE_482			
APP_A84	SE483	Station	SE_483			
APP_A85	SE484	Station	SE_484			
APP_A86	SE485	Station	SE_485			
APP_A87	SE486	Station	SE_486			
APP_A88	SE487	Station	SE_487			
APP_A89	SE488	Station	SE_488			
APP_A90	SE489	Station	SE_489			
APP_A91	SE490	Station	SE_490			
APP_A92	SE491	Station	SE_491			
APP_A93	SE492	Station	SE_492			
APP_A94	SE493	Station	SE_493			
APP_A95	SE494	Station	SE_494			
APP_A96	SE495	Station	SE_495			
APP_A97	SE496	Station	SE_496			
APP_A98	SE497	Station	SE_497			
APP_A99	SE498	Station	SE_498			
APP_A100	SE499	Station	SE_499			
APP_A101	SE500	Station	SE_500			
APP_A102	SE501	Station	SE_501			
APP_A103	SE502	Station	SE_502			
APP_A104	SE503	Station	SE_503			
APP_A105	SE504	Station	SE_504			
APP_A106	SE505	Station	SE_505			
APP_A107	SE506	Station	SE_506			
APP_A108	SE507	Station	SE_507			
APP_A109	SE508	Station	SE_508			
APP_A110	SE509	Station	SE_509			
APP_A111	SE510	Station	SE_510			
APP_A112	SE511	Station	SE_511			
APP_A113	SE512	Station	SE_512			
APP_A114	SE513	Station	SE_513			
APP_A115	SE514	Station	SE_514			
APP_A116	SE515	Station	SE_515			
APP_A117	SE516	Station	SE_516			
APP_A118	SE517	Station	SE_517			
APP_A119	SE518	Station	SE_518			
APP_A120	SE519	Station	SE_519			
APP_A121	SE520	Station	SE_520			
APP_A122	SE521	Station	SE_521			
APP_A123	SE522	Station	SE_522			
APP_A124	SE523	Station	SE_523			
APP_A125	SE524	Station	SE_524			
APP_A126	SE525	Station	SE_525			
APP_A127	SE526	Station	SE_526			
APP_A128	SE527	Station	SE_527			
APP_A129	SE528	Station	SE_528			
APP_A130	SE529	Station	SE_529			
APP_A131	SE530	Station	SE_530			
APP_A132	SE531	Station	SE_531			
APP_A133	SE532	Station	SE_532			
APP_A134	SE533	Station	SE_533			
APP_A135	SE534	Station	SE_534			
APP_A136	SE535	Station	SE_535			
APP_A137	SE536	Station	SE_536			
APP_A138	SE537	Station	SE_537			
APP_A139	SE538	Station	SE_538			
APP_A140	SE539	Station	SE_539			
APP_A141	SE540	Station	SE_540			
APP_A142	SE541	Station	SE_541			
APP_A143	SE542	Station	SE_542			
APP_A144	SE543	Station	SE_543			
APP_A145	SE544	Station	SE_544			
APP_A146	SE545	Station	SE_545			
APP_A147	SE546	Station	SE_546			
APP_A148	SE547	Station	SE_547			
APP_A149	SE548	Station	SE_548			
APP_A150	SE549	Station	SE_549			
APP_A151	SE550	Station	SE_550			
APP_A152	SE551	Station	SE_551			
APP_A153	SE552	Station	SE_552			
APP_A154	SE553	Station	SE_553			
APP_A155	SE554	Station	SE_554			
APP_A156	SE555	Station	SE_555			
APP_A157	SE556	Station	SE_556			
APP_A158	SE557	Station	SE_557			
APP_A159	SE558	Station	SE_558			
APP_A160	SE559	Station	SE_559			
APP_A161	SE560	Station	SE_560			
APP_A162	SE561	Station	SE_561			
APP_A163	SE562	Station	SE_562			
APP_A164	SE563	Station	SE_563			
APP_A165	SE564	Station	SE_564			
APP_A166	SE565	Station	SE_565			
APP_A167	SE566	Station	SE_566			
APP_A168	SE567	Station	SE_567			
APP_A169	SE568	Station	SE_568			
APP_A170	SE569	Station	SE_569			
APP_A171	SE570	Station	SE_570			
APP_A172	SE571	Station	SE_571			
APP_A173	SE572	Station	SE_572			
APP_A174	SE573	Station	SE_573			
APP_A175	SE574	Station	SE_574			
APP_A176	SE575	Station	SE_575			
APP_A177	SE576	Station	SE_576			
APP_A178	SE577	Station	SE_577			
APP_A179	SE578	Station	SE_578			
APP_A180	SE579	Station	SE_579			
APP_A181	SE580	Station	SE_580			
APP_A182	SE581	Station	SE_581			
APP_A183	SE582	Station	SE_582			
APP_A184	SE583	Station	SE_583			
APP_A185	SE584	Station	SE_584			
APP_A186	SE585	Station	SE_585			
APP_A187	SE586	Station	SE_586			
APP_A188	SE587	Station	SE_587			
APP_A189	SE588	Station	SE_588			
APP_A190	SE589	Station	SE_589			
APP_A191	SE590	Station	SE_590			
APP_A192	SE591	Station	SE_591			
APP_A193	SE592	Station	SE_592			
APP_A194	SE593	Station	SE_593			
APP_A195	SE594	Station	SE_594			
APP_A196	SE595	Station	SE_595			
APP_A197	SE596	Station	SE_596			
APP_A198	SE597	Station	SE_597			
APP_A199	SE598	Station	SE_598			
APP_A200	SE599	Station	SE_599			
APP_A201	SE600	Station	SE_600			
APP_A202	SE601	Station	SE_601			
APP_A203	SE602	Station	SE_602			
APP_A204	SE603	Station	SE_603			
APP_A205	SE604	Station	SE_604			
APP_A206	SE605	Station	SE_605			
APP_A207	SE606	Station	SE_606			
APP_A208	SE607	Station	SE_607			
APP_A209	SE608	Station	SE_608			
APP_A210	SE609	Station	SE_609			
APP_A211	SE610	Station	SE_610			
APP_A212	SE611	Station	SE_611			
APP_A213	SE612	Station	SE_612			
APP_A214	SE613	Station	SE_613			
APP_A215	SE614	Station	SE_614			
APP_A216	SE615	Station	SE_615			
APP_A217	SE616	Station	SE_616			
APP_A218	SE617	Station	SE_617			
APP_A219	SE618	Station	SE_618			
APP_A220	SE619	Station	SE_619			
APP_A221	SE620	Station	SE_620			
APP_A222	SE621	Station	SE_621			
APP_A223	SE622	Station	SE_622			
APP_A224	SE623	Station	SE_623			
APP_A225	SE624	Station	SE_624			
APP_A226	SE625	Station	SE_625			
APP_A227	SE626	Station	SE_626			
APP_A228	SE627	Station	SE_627			
APP_A229	SE628	Station	SE_628			
APP_A230	SE629	Station	SE_629			
APP_A231	SE630	Station	SE_630			
APP_A232	SE631	Station	SE_631			
APP_A233	SE632	Station	SE_632			
APP_A234	SE633	Station	SE_633			
APP_A235	SE634	Station	SE_634			
APP_A236	SE635	Station	SE_635			
APP_A237	SE636	Station	SE_636			
APP_A238	SE637	Station	SE_637			
APP_A239	SE638	Station	SE_638			
APP_A240	SE639	Station	SE_639			
APP_A241	SE640	Station	SE_640			
APP_A242	SE641	Station	SE_641			
APP_A243</						

	Default	Use As	Alias Name	MT PUPD	EXT PUPD	Power
SWP_01	000	000	00-01			
SWP_02	000	000	00-02			
SWP_03	001	001	10-01			
SWP_04	001	001	10-02			
SWP_05	001	001	10-03			
SWP_06	001	001	10-04			
SWP_07	001	Station	CSCA_R00A_0001P		PC 100	+00000
SWP_08	001	Station	CSCA_R00B_0001P		PC 100	+00000
SWP_09	001	Station	CSCA_R00C_0001P		PC 100	+00000
SWP_10	001	Station	CSCA_R00D_0001P		PC 100	+00000
SWP_11	001	Station	CSCA_R00E_0001P		PC 100	+00000
SWP_12	001	Station	CSCA_R00F_0001P		PC 100	+00000
SWP_13	0100000	Station	P12_00100			
SWP_14	000	Station	P12_00010			
SWP_15	001	Station	P12_00011			
SWP_16	001	Station	P12_00012			
SWP_17	001	Station	P12_00013			
SWP_18	001	Station	P12_00014			
SWP_19	001	Station	P12_00015			
SWP_20	001	Station	P12_00016			
SWP_21	001	Station	P12_00017			
SWP_22	001	Station	P12_00018			
SWP_23	001	Station	P12_00019			
SWP_24	001	Station	P12_00020			
SWP_25	001	Station	P12_00021			
SWP_26	001	Station	P12_00022			
SWP_27	001	Station	P12_00023			
SWP_28	001	Station	P12_00024			
SWP_29	001	Station	P12_00025			
SWP_30	001	Station	P12_00026			
SWP_31	001	Station	P12_00027			
SWP_32	001	Station	P12_00028			
SWP_33	001	Station	P12_00029			
SWP_34	001	Station	P12_00030			
SWP_35	001	Station	P12_00031			
SWP_36	001	Station	P12_00032			
SWP_37	001	Station	P12_00033			
SWP_38	001	Station	P12_00034			
SWP_39	001	Station	P12_00035			
SWP_40	001	Station	P12_00036			
SWP_41	001	Station	P12_00037			
SWP_42	001	Station	P12_00038			
SWP_43	001	Station	P12_00039			
SWP_44	001	Station	P12_00040			
SWP_45	001	Station	P12_00041			
SWP_46	001	Station	P12_00042			
SWP_47	001	Station	P12_00043			
SWP_48	001	Station	P12_00044			
SWP_49	001	Station	P12_00045			
SWP_50	001	Station	P12_00046			
SWP_51	001	Station	P12_00047			
SWP_52	001	Station	P12_00048			
SWP_53	001	Station	P12_00049			
SWP_54	001	Station	P12_00050			
SWP_55	001	Station	P12_00051			
SWP_56	001	Station	P12_00052			
SWP_57	001	Station	P12_00053			
SWP_58	001	Station	P12_00054			
SWP_59	001	Station	P12_00055			
SWP_60	001	Station	P12_00056			
SWP_61	001	Station	P12_00057			
SWP_62	001	Station	P12_00058			
SWP_63	001	Station	P12_00059			
SWP_64	001	Station	P12_00060			
SWP_65	001	Station	P12_00061			
SWP_66	001	Station	P12_00062			
SWP_67	001	Station	P12_00063			
SWP_68	001	Station	P12_00064			
SWP_69	001	Station	P12_00065			
SWP_70	001	Station	P12_00066			
SWP_71	001	Station	P12_00067			
SWP_72	001	Station	P12_00068			
SWP_73	001	Station	P12_00069			
SWP_74	001	Station	P12_00070			
SWP_75	001	Station	P12_00071			
SWP_76	001	Station	P12_00072			
SWP_77	001	Station	P12_00073			
SWP_78	001	Station	P12_00074			
SWP_79	001	Station	P12_00075			
SWP_80	001	Station	P12_00076			
SWP_81	001	Station	P12_00077			
SWP_82	001	Station	P12_00078			
SWP_83	001	Station	P12_00079			
SWP_84	001	Station	P12_00080			
SWP_85	001	Station	P12_00081			
SWP_86	001	Station	P12_00082			
SWP_87	001	Station	P12_00083			
SWP_88	001	Station	P12_00084			
SWP_89	001	Station	P12_00085			
SWP_90	001	Station	P12_00086			
SWP_91	001	Station	P12_00087			
SWP_92	001	Station	P12_00088			
SWP_93	001	Station	P12_00089			
SWP_94	001	Station	P12_00090			
SWP_95	001	Station	P12_00091			
SWP_96	001	Station	P12_00092			
SWP_97	001	Station	P12_00093			
SWP_98	001	Station	P12_00094			
SWP_99	001	Station	P12_00095			
SWP_100	001	Station	P12_00096			

	Default	Use As	Signal Name	MTFPU0	EXTFPU0	Power
EXP_00	Integer	Ratio	EXP_000	0	0	+0.000
EXP_01	Integer	Ratio	EXP_001	0	0	+0.000
EXP_02	Integer	Ratio	EXP_002	0	0	+0.000
EXP_03	Integer	Ratio	EXP_003	0	0	+0.000
EXP_04	Integer	Ratio	EXP_004	0	0	+0.000
EXP_05	Integer	Ratio	EXP_005	0	0	+0.000
EXP_06	Integer	Ratio	EXP_006	0	0	+0.000
EXP_07	Integer	Ratio	EXP_007	0	0	+0.000
EXP_08	Integer	Ratio	EXP_008	0	0	+0.000
EXP_09	Integer	Ratio	EXP_009	0	0	+0.000
EXP_10	Integer	Ratio	EXP_010	0	0	+0.000
EXP_11	Integer	Ratio	EXP_011	0	0	+0.000
EXP_12	Integer	Ratio	EXP_012	0	0	+0.000
EXP_13	Integer	Ratio	EXP_013	0	0	+0.000
EXP_14	Integer	Ratio	EXP_014	0	0	+0.000
EXP_15	Integer	Ratio	EXP_015	0	0	+0.000
EXP_16	Integer	Ratio	EXP_016	0	0	+0.000
EXP_17	Integer	Ratio	EXP_017	0	0	+0.000
EXP_18	Integer	Ratio	EXP_018	0	0	+0.000
EXP_19	Integer	Ratio	EXP_019	0	0	+0.000
EXP_20	Integer	Ratio	EXP_020	0	0	+0.000
EXP_21	Integer	Ratio	EXP_021	0	0	+0.000
EXP_22	Integer	Ratio	EXP_022	0	0	+0.000
EXP_23	Integer	Ratio	EXP_023	0	0	+0.000
EXP_24	Integer	Ratio	EXP_024	0	0	+0.000
EXP_25	Integer	Ratio	EXP_025	0	0	+0.000
EXP_26	Integer	Ratio	EXP_026	0	0	+0.000
EXP_27	Integer	Ratio	EXP_027	0	0	+0.000
EXP_28	Integer	Ratio	EXP_028	0	0	+0.000
EXP_29	Integer	Ratio	EXP_029	0	0	+0.000
EXP_30	Integer	Ratio	EXP_030	0	0	+0.000
EXP_31	Integer	Ratio	EXP_031	0	0	+0.000
EXP_32	Integer	Ratio	EXP_032	0	0	+0.000
EXP_33	Integer	Ratio	EXP_033	0	0	+0.000
EXP_34	Integer	Ratio	EXP_034	0	0	+0.000
EXP_35	Integer	Ratio	EXP_035	0	0	+0.000
EXP_36	Integer	Ratio	EXP_036	0	0	+0.000
EXP_37	Integer	Ratio	EXP_037	0	0	+0.000
EXP_38	Integer	Ratio	EXP_038	0	0	+0.000
EXP_39	Integer	Ratio	EXP_039	0	0	+0.000
EXP_40	Integer	Ratio	EXP_040	0	0	+0.000
EXP_41	Integer	Ratio	EXP_041	0	0	+0.000
EXP_42	Integer	Ratio	EXP_042	0	0	+0.000
EXP_43	Integer	Ratio	EXP_043	0	0	+0.000
EXP_44	Integer	Ratio	EXP_044	0	0	+0.000
EXP_45	Integer	Ratio	EXP_045	0	0	+0.000
EXP_46	Integer	Ratio	EXP_046	0	0	+0.000
EXP_47	Integer	Ratio	EXP_047	0	0	+0.000
EXP_48	Integer	Ratio	EXP_048	0	0	+0.000
EXP_49	Integer	Ratio	EXP_049	0	0	+0.000
EXP_50	Integer	Ratio	EXP_050	0	0	+0.000
EXP_51	Integer	Ratio	EXP_051	0	0	+0.000
EXP_52	Integer	Ratio	EXP_052	0	0	+0.000
EXP_53	Integer	Ratio	EXP_053	0	0	+0.000
EXP_54	Integer	Ratio	EXP_054	0	0	+0.000
EXP_55	Integer	Ratio	EXP_055	0	0	+0.000
EXP_56	Integer	Ratio	EXP_056	0	0	+0.000
EXP_57	Integer	Ratio	EXP_057	0	0	+0.000
EXP_58	Integer	Ratio	EXP_058	0	0	+0.000
EXP_59	Integer	Ratio	EXP_059	0	0	+0.000
EXP_60	Integer	Ratio	EXP_060	0	0	+0.000
EXP_61	Integer	Ratio	EXP_061	0	0	+0.000
EXP_62	Integer	Ratio	EXP_062	0	0	+0.000
EXP_63	Integer	Ratio	EXP_063	0	0	+0.000
EXP_64	Integer	Ratio	EXP_064	0	0	+0.000
EXP_65	Integer	Ratio	EXP_065	0	0	+0.000
EXP_66	Integer	Ratio	EXP_066	0	0	+0.000
EXP_67	Integer	Ratio	EXP_067	0	0	+0.000
EXP_68	Integer	Ratio	EXP_068	0	0	+0.000
EXP_69	Integer	Ratio	EXP_069	0	0	+0.000
EXP_70	Integer	Ratio	EXP_070	0	0	+0.000
EXP_71	Integer	Ratio	EXP_071	0	0	+0.000
EXP_72	Integer	Ratio	EXP_072	0	0	+0.000
EXP_73	Integer	Ratio	EXP_073	0	0	+0.000
EXP_74	Integer	Ratio	EXP_074	0	0	+0.000
EXP_75	Integer	Ratio	EXP_075	0	0	+0.000
EXP_76	Integer	Ratio	EXP_076	0	0	+0.000
EXP_77	Integer	Ratio	EXP_077	0	0	+0.000
EXP_78	Integer	Ratio	EXP_078	0	0	+0.000
EXP_79	Integer	Ratio	EXP_079	0	0	+0.000
EXP_80	Integer	Ratio	EXP_080	0	0	+0.000
EXP_81	Integer	Ratio	EXP_081	0	0	+0.000
EXP_82	Integer	Ratio	EXP_082	0	0	+0.000
EXP_83	Integer	Ratio	EXP_083	0	0	+0.000
EXP_84	Integer	Ratio	EXP_084	0	0	+0.000
EXP_85	Integer	Ratio	EXP_085	0	0	+0.000
EXP_86	Integer	Ratio	EXP_086	0	0	+0.000
EXP_87	Integer	Ratio	EXP_087	0	0	+0.000
EXP_88	Integer	Ratio	EXP_088	0	0	+0.000
EXP_89	Integer	Ratio	EXP_089	0	0	+0.000
EXP_90	Integer	Ratio	EXP_090	0	0	+0.000
EXP_91	Integer	Ratio	EXP_091	0	0	+0.000
EXP_92	Integer	Ratio	EXP_092	0	0	+0.000
EXP_93	Integer	Ratio	EXP_093	0	0	+0.000
EXP_94	Integer	Ratio	EXP_094	0	0	+0.000
EXP_95	Integer	Ratio	EXP_095	0	0	+0.000
EXP_96	Integer	Ratio	EXP_096	0	0	+0.000
EXP_97	Integer	Ratio	EXP_097	0	0	+0.000
EXP_98	Integer	Ratio	EXP_098	0	0	+0.000
EXP_99	Integer	Ratio	EXP_099	0	0	+0.000

	Default	Use As	Signal Name	NT Power	ST Power	Power
APP_01	010	010	1310_V130_K1000			
APP_02	010	010	1310_V130_K1000			
APP_03	010	010	0302_0302A	100	1000	+1000
APP_04	010	010	0302_0302A	100	1000	+1000
APP_05	010	010	1301_1301			
APP_06	010	010	1301_1301			
APP_07	010	010	0304_0304	100	1000/100	
APP_08	010	010	1301_1301			
APP_09	010	010	0304_0304	100	1000	
APP_10	010	010	0304_0304	100	1000	
APP_11	010	010	0304_0304	100	1000	
APP_12	010	010	0304_0304	100	1000	
APP_13	010	010	0304_0304	100	1000	
APP_14	010	010	0304_0304	100	1000	
APP_15	010	010	0304_0304	100	1000	
APP_16	010	010	0304_0304	100	1000	
APP_17	010	010	0304_0304	100	1000	
APP_18	010	010	0304_0304	100	1000	
APP_19	010	010	0304_0304	100	1000	
APP_20	010	010	0304_0304	100	1000	
APP_21	010	010	0304_0304	100	1000	
APP_22	010	010	0304_0304	100	1000	
APP_23	010	010	0304_0304	100	1000	
APP_24	010	010	0304_0304	100	1000	
APP_25	010	010	0304_0304	100	1000	
APP_26	010	010	0304_0304	100	1000	
APP_27	010	010	0304_0304	100	1000	
APP_28	010	010	0304_0304	100	1000	
APP_29	010	010	0304_0304	100	1000	
APP_30	010	010	0304_0304	100	1000	
APP_31	010	010	0304_0304	100	1000	
APP_32	010	010	0304_0304	100	1000	
APP_33	010	010	0304_0304	100	1000	
APP_34	010	010	0304_0304	100	1000	
APP_35	010	010	0304_0304	100	1000	
APP_36	010	010	0304_0304	100	1000	
APP_37	010	010	0304_0304	100	1000	
APP_38	010	010	0304_0304	100	1000	
APP_39	010	010	0304_0304	100	1000	
APP_40	010	010	0304_0304	100	1000	
APP_41	010	010	0304_0304	100	1000	
APP_42	010	010	0304_0304	100	1000	
APP_43	010	010	0304_0304	100	1000	
APP_44	010	010	0304_0304	100	1000	
APP_45	010	010	0304_0304	100	1000	
APP_46	010	010	0304_0304	100	1000	
APP_47	010	010	0304_0304	100	1000	
APP_48	010	010	0304_0304	100	1000	
APP_49	010	010	0304_0304	100	1000	
APP_50	010	010	0304_0304	100	1000	
APP_51	010	010	0304_0304	100	1000	
APP_52	010	010	0304_0304	100	1000	
APP_53	010	010	0304_0304	100	1000	
APP_54	010	010	0304_0304	100	1000	
APP_55	010	010	0304_0304	100	1000	
APP_56	010	010	0304_0304	100	1000	
APP_57	010	010	0304_0304	100	1000	
APP_58	010	010	0304_0304	100	1000	
APP_59	010	010	0304_0304	100	1000	
APP_60	010	010	0304_0304	100	1000	
APP_61	010	010	0304_0304	100	1000	
APP_62	010	010	0304_0304	100	1000	

[illegible]

	Refact	Use X	Signal Name	HT PUP0	EXT PUP0	Power
REF_01	REF_01	REF_01	REF_01			
PUP_01	REF_01	REF_01	REF_01			
REF_02	REF_02	REF_02	REF_02			
PUP_02	REF_02	REF_02	REF_02			
REF_03	REF_03	REF_03	REF_03			
PUP_03	REF_03	REF_03	REF_03			
REF_04	REF_04	REF_04	REF_04			
PUP_04	REF_04	REF_04	REF_04			
REF_05	REF_05	REF_05	REF_05			
PUP_05	REF_05	REF_05	REF_05			
REF_06	REF_06	REF_06	REF_06			
PUP_06	REF_06	REF_06	REF_06			
REF_07	REF_07	REF_07	REF_07			
PUP_07	REF_07	REF_07	REF_07			
REF_08	REF_08	REF_08	REF_08			
PUP_08	REF_08	REF_08	REF_08			
REF_09	REF_09	REF_09	REF_09			
PUP_09	REF_09	REF_09	REF_09			
REF_10	REF_10	REF_10	REF_10			
PUP_10	REF_10	REF_10	REF_10			
REF_11	REF_11	REF_11	REF_11			
PUP_11	REF_11	REF_11	REF_11			
REF_12	REF_12	REF_12	REF_12			
PUP_12	REF_12	REF_12	REF_12			
REF_13	REF_13	REF_13	REF_13			
PUP_13	REF_13	REF_13	REF_13			
REF_14	REF_14	REF_14	REF_14			
PUP_14	REF_14	REF_14	REF_14			
REF_15	REF_15	REF_15	REF_15			
PUP_15	REF_15	REF_15	REF_15			
REF_16	REF_16	REF_16	REF_16			
PUP_16	REF_16	REF_16	REF_16			
REF_17	REF_17	REF_17	REF_17			
PUP_17	REF_17	REF_17	REF_17			
REF_18	REF_18	REF_18	REF_18			
PUP_18	REF_18	REF_18	REF_18			
REF_19	REF_19	REF_19	REF_19			
PUP_19	REF_19	REF_19	REF_19			
REF_20	REF_20	REF_20	REF_20			
PUP_20	REF_20	REF_20	REF_20			
REF_21	REF_21	REF_21	REF_21			
PUP_21	REF_21	REF_21	REF_21			
REF_22	REF_22	REF_22	REF_22			
PUP_22	REF_22	REF_22	REF_22			
REF_23	REF_23	REF_23	REF_23			
PUP_23	REF_23	REF_23	REF_23			

Defailt	Use As	Signal Name	NT PUPO	EXT PUPO	Power
DEF_01	DEF1	DEF_01			
DEF_02	DEF1	DEF_02			
DEF_03	DEF1	DEF_03			
DEF_04	DEF1	DEF_04			
DEF_05	DEF1	DEF_05			
DEF_06	DEF1	DEF_06			
DEF_07	DEF1	DEF_07			
DEF_08	DEF1	DEF_08			
DEF_09	DEF1	DEF_09			
DEF_10	DEF1	DEF_10			
DEF_11	DEF1	DEF_11			
DEF_12	DEF1	DEF_12			
DEF_13	DEF1	DEF_13			
DEF_14	DEF1	DEF_14			
DEF_15	DEF1	DEF_15			
DEF_16	DEF1	DEF_16			
DEF_17	DEF1	DEF_17			
DEF_18	DEF1	DEF_18			
DEF_19	DEF1	DEF_19			
DEF_20	DEF1	DEF_20			
DEF_21	DEF1	DEF_21			
DEF_22	DEF1	DEF_22			
DEF_23	DEF1	DEF_23			
DEF_24	DEF1	DEF_24			
DEF_25	DEF1	DEF_25			
DEF_26	DEF1	DEF_26			
DEF_27	DEF1	DEF_27			
DEF_28	DEF1	DEF_28			
DEF_29	DEF1	DEF_29			
DEF_30	DEF1	DEF_30			
DEF_31	DEF1	DEF_31			
DEF_32	DEF1	DEF_32			
DEF_33	DEF1	DEF_33			
DEF_34	DEF1	DEF_34			
DEF_35	DEF1	DEF_35			
DEF_36	DEF1	DEF_36			
DEF_37	DEF1	DEF_37			
DEF_38	DEF1	DEF_38			
DEF_39	DEF1	DEF_39			
DEF_40	DEF1	DEF_40			
DEF_41	DEF1	DEF_41			
DEF_42	DEF1	DEF_42			
DEF_43	DEF1	DEF_43			
DEF_44	DEF1	DEF_44			
DEF_45	DEF1	DEF_45			
DEF_46	DEF1	DEF_46			
DEF_47	DEF1	DEF_47			
DEF_48	DEF1	DEF_48			
DEF_49	DEF1	DEF_49			
DEF_50	DEF1	DEF_50			
DEF_51	DEF1	DEF_51			
DEF_52	DEF1	DEF_52			
DEF_53	DEF1	DEF_53			
DEF_54	DEF1	DEF_54			
DEF_55	DEF1	DEF_55			
DEF_56	DEF1	DEF_56			
DEF_57	DEF1	DEF_57			
DEF_58	DEF1	DEF_58			
DEF_59	DEF1	DEF_59			
DEF_60	DEF1	DEF_60			
DEF_61	DEF1	DEF_61			
DEF_62	DEF1	DEF_62			
DEF_63	DEF1	DEF_63			
DEF_64	DEF1	DEF_64			
DEF_65	DEF1	DEF_65			
DEF_66	DEF1	DEF_66			
DEF_67	DEF1	DEF_67			
DEF_68	DEF1	DEF_68			
DEF_69	DEF1	DEF_69			
DEF_70	DEF1	DEF_70			
DEF_71	DEF1	DEF_71			
DEF_72	DEF1	DEF_72			
DEF_73	DEF1	DEF_73			
DEF_74	DEF1	DEF_74			
DEF_75	DEF1	DEF_75			
DEF_76	DEF1	DEF_76			
DEF_77	DEF1	DEF_77			
DEF_78	DEF1	DEF_78			
DEF_79	DEF1	DEF_79			
DEF_80	DEF1	DEF_80			
DEF_81	DEF1	DEF_81			
DEF_82	DEF1	DEF_82			
DEF_83	DEF1	DEF_83			
DEF_84	DEF1	DEF_84			
DEF_85	DEF1	DEF_85			
DEF_86	DEF1	DEF_86			
DEF_87	DEF1	DEF_87			
DEF_88	DEF1	DEF_88			
DEF_89	DEF1	DEF_89			
DEF_90	DEF1	DEF_90			
DEF_91	DEF1	DEF_91			
DEF_92	DEF1	DEF_92			
DEF_93	DEF1	DEF_93			
DEF_94	DEF1	DEF_94			
DEF_95	DEF1	DEF_95			
DEF_96	DEF1	DEF_96			

[illegible]

Default	Use As	Signal Name	WT FUPD	EXT FUPD	Power
WT_F13	EXT	WT_F13	WT_F13	WT_F13	
WT_F20	EXT	WT_F20	WT_F20	WT_F20	
WT_F23	EXT	WT_F23	WT_F23	WT_F23	
WT_F24	EXT	WT_F24	WT_F24	WT_F24	
WT_F25	EXT	WT_F25	WT_F25	WT_F25	
WT_F26	EXT	WT_F26	WT_F26	WT_F26	
WT_F27	EXT	WT_F27	WT_F27	WT_F27	
WT_F28	EXT	WT_F28	WT_F28	WT_F28	
WT_F29	EXT	WT_F29	WT_F29	WT_F29	
WT_F30	EXT	WT_F30	WT_F30	WT_F30	
WT_F31	EXT	WT_F31	WT_F31	WT_F31	
WT_F32	EXT	WT_F32	WT_F32	WT_F32	
WT_F33	EXT	WT_F33	WT_F33	WT_F33	
WT_F34	EXT	WT_F34	WT_F34	WT_F34	
WT_F35	EXT	WT_F35	WT_F35	WT_F35	
WT_F36	EXT	WT_F36	WT_F36	WT_F36	
WT_F37	EXT	WT_F37	WT_F37	WT_F37	
WT_F38	EXT	WT_F38	WT_F38	WT_F38	
WT_F39	EXT	WT_F39	WT_F39	WT_F39	
WT_F40	EXT	WT_F40	WT_F40	WT_F40	
WT_F41	EXT	WT_F41	WT_F41	WT_F41	
WT_F42	EXT	WT_F42	WT_F42	WT_F42	
WT_F43	EXT	WT_F43	WT_F43	WT_F43	
WT_F44	EXT	WT_F44	WT_F44	WT_F44	
WT_F45	EXT	WT_F45	WT_F45	WT_F45	
WT_F46	EXT	WT_F46	WT_F46	WT_F46	
WT_F47	EXT	WT_F47	WT_F47	WT_F47	
WT_F48	EXT	WT_F48	WT_F48	WT_F48	
WT_F49	EXT	WT_F49	WT_F49	WT_F49	
WT_F50	EXT	WT_F50	WT_F50	WT_F50	
WT_F51	EXT	WT_F51	WT_F51	WT_F51	
WT_F52	EXT	WT_F52	WT_F52	WT_F52	
WT_F53	EXT	WT_F53	WT_F53	WT_F53	
WT_F54	EXT	WT_F54	WT_F54	WT_F54	
WT_F55	EXT	WT_F55	WT_F55	WT_F55	
WT_F56	EXT	WT_F56	WT_F56	WT_F56	
WT_F57	EXT	WT_F57	WT_F57	WT_F57	
WT_F58	EXT	WT_F58	WT_F58	WT_F58	
WT_F59	EXT	WT_F59	WT_F59	WT_F59	
WT_F60	EXT	WT_F60	WT_F60	WT_F60	
WT_F61	EXT	WT_F61	WT_F61	WT_F61	
WT_F62	EXT	WT_F62	WT_F62	WT_F62	
WT_F63	EXT	WT_F63	WT_F63	WT_F63	
WT_F64	EXT	WT_F64	WT_F64	WT_F64	
WT_F65	EXT	WT_F65	WT_F65	WT_F65	
WT_F66	EXT	WT_F66	WT_F66	WT_F66	
WT_F67	EXT	WT_F67	WT_F67	WT_F67	
WT_F68	EXT	WT_F68	WT_F68	WT_F68	
WT_F69	EXT	WT_F69	WT_F69	WT_F69	
WT_F70	EXT	WT_F70	WT_F70	WT_F70	
WT_F71	EXT	WT_F71	WT_F71	WT_F71	
WT_F72	EXT	WT_F72	WT_F72	WT_F72	
WT_F73	EXT	WT_F73	WT_F73	WT_F73	
WT_F74	EXT	WT_F74	WT_F74	WT_F74	
WT_F75	EXT	WT_F75	WT_F75	WT_F75	
WT_F76	EXT	WT_F76	WT_F76	WT_F76	
WT_F77	EXT	WT_F77	WT_F77	WT_F77	
WT_F78	EXT	WT_F78	WT_F78	WT_F78	
WT_F79	EXT	WT_F79	WT_F79	WT_F79	
WT_F80	EXT	WT_F80	WT_F80	WT_F80	
WT_F81	EXT	WT_F81	WT_F81	WT_F81	
WT_F82	EXT	WT_F82	WT_F82	WT_F82	
WT_F83	EXT	WT_F83	WT_F83	WT_F83	
WT_F84	EXT	WT_F84	WT_F84	WT_F84	
WT_F85	EXT	WT_F85	WT_F85	WT_F85	
WT_F86	EXT	WT_F86	WT_F86	WT_F86	
WT_F87	EXT	WT_F87	WT_F87	WT_F87	
WT_F88	EXT	WT_F88	WT_F88	WT_F88	
WT_F89	EXT	WT_F89	WT_F89	WT_F89	
WT_F90	EXT	WT_F90	WT_F90	WT_F90	
WT_F91	EXT	WT_F91	WT_F91	WT_F91	
WT_F92	EXT	WT_F92	WT_F92	WT_F92	
WT_F93	EXT	WT_F93	WT_F93	WT_F93	
WT_F94	EXT	WT_F94	WT_F94	WT_F94	
WT_F95	EXT	WT_F95	WT_F95	WT_F95	
WT_F96	EXT	WT_F96	WT_F96	WT_F96	
WT_F97	EXT	WT_F97	WT_F97	WT_F97	
WT_F98	EXT	WT_F98	WT_F98	WT_F98	
WT_F99	EXT	WT_F99	WT_F99	WT_F99	
WT_F100	EXT	WT_F100	WT_F100	WT_F100	
WT_F101	EXT	WT_F101	WT_F101	WT_F101	
WT_F102	EXT	WT_F102	WT_F102	WT_F102	
WT_F103	EXT	WT_F103	WT_F103	WT_F103	
WT_F104	EXT	WT_F104	WT_F104	WT_F104	
WT_F105	EXT	WT_F105	WT_F105	WT_F105	
WT_F106	EXT	WT_F106	WT_F106	WT_F106	
WT_F107	EXT	WT_F107	WT_F107	WT_F107	
WT_F108	EXT	WT_F108	WT_F108	WT_F108	
WT_F109	EXT	WT_F109	WT_F109	WT_F109	
WT_F110	EXT	WT_F110	WT_F110	WT_F110	
WT_F111	EXT	WT_F111	WT_F111	WT_F111	
WT_F112	EXT	WT_F112	WT_F112	WT_F112	
WT_F113	EXT	WT_F113	WT_F113	WT_F113	
WT_F114	EXT	WT_F114	WT_F114	WT_F114	
WT_F115	EXT	WT_F115	WT_F115	WT_F115	
WT_F116	EXT	WT_F116	WT_F116	WT_F116	
WT_F117	EXT	WT_F117	WT_F117	WT_F117	
WT_F118	EXT	WT_F118	WT_F118	WT_F118	
WT_F119	EXT	WT_F119	WT_F119	WT_F119	
WT_F120	EXT	WT_F120	WT_F120	WT_F120	
WT_F121	EXT	WT_F121	WT_F121	WT_F121	
WT_F122	EXT	WT_F122	WT_F122	WT_F122	
WT_F123	EXT	WT_F123	WT_F123	WT_F123	
WT_F124	EXT	WT_F124	WT_F124	WT_F124	
WT_F125	EXT	WT_F125	WT_F125	WT_F125	
WT_F126	EXT	WT_F126	WT_F126	WT_F126	
WT_F127	EXT	WT_F127	WT_F127	WT_F127	
WT_F128	EXT	WT_F128	WT_F128	WT_F128	
WT_F129	EXT	WT_F129	WT_F129	WT_F129	
WT_F130	EXT	WT_F130	WT_F130	WT_F130	
WT_F131	EXT	WT_F131	WT_F131	WT_F131	
WT_F132	EXT	WT_F132	WT_F132	WT_F132	
WT_F133	EXT	WT_F133	WT_F133	WT_F133	
WT_F134	EXT	WT_F134	WT_F134	WT_F134	
WT_F135	EXT	WT_F135	WT_F135	WT_F135	
WT_F136	EXT	WT_F136	WT_F136	WT_F136	
WT_F137	EXT	WT_F137	WT_F137	WT_F137	
WT_F138	EXT	WT_F138	WT_F138	WT_F138	
WT_F139	EXT	WT_F139	WT_F139	WT_F139	
WT_F140	EXT	WT_F140	WT_F140	WT_F140	
WT_F141	EXT	WT_F141	WT_F141	WT_F141	
WT_F142	EXT	WT_F142	WT_F142	WT_F142	
WT_F143	EXT	WT_F143	WT_F143	WT_F143	
WT_F144	EXT	WT_F144	WT_F144	WT_F144	
WT_F145	EXT	WT_F145	WT_F145	WT_F145	
WT_F146	EXT	WT_F146	WT_F146	WT_F146	
WT_F147	EXT	WT_F147	WT_F147	WT_F147	
WT_F148	EXT	WT_F148	WT_F148	WT_F148	
WT_F149	EXT	WT_F149	WT_F149	WT_F149	
WT_F150	EXT	WT_F150	WT_F150	WT_F150	
WT_F151	EXT	WT_F151	WT_F151	WT_F151	
WT_F152	EXT	WT_F152	WT_F152	WT_F152	
WT_F153	EXT	WT_F153	WT_F153	WT_F153	
WT_F154	EXT	WT_F154	WT_F154	WT_F154	
WT_F155	EXT	WT_F155	WT_F155	WT_F155	
WT_F156	EXT	WT_F156	WT_F156	WT_F156	
WT_F157	EXT	WT_F157	WT_F157	WT_F157	
WT_F158	EXT	WT_F158	WT_F158	WT_F158	
WT_F159	EXT	WT_F159	WT_F159	WT_F159	
WT_F160	EXT	WT_F160	WT_F160	WT_F160	
WT_F161	EXT	WT_F161	WT_F161	WT_F161	
WT_F162	EXT	WT_F162	WT_F162	WT_F162	
WT_F163	EXT	WT_F163	WT_F163	WT_F163	
WT_F164	EXT	WT_F164	WT_F164	WT_F164	
WT_F165	EXT	WT_F165	WT_F165	WT_F165	
WT_F166	EXT	WT_F166	WT_F166	WT_F166	
WT_F167	EXT	WT_F167	WT_F167	WT_F167	
WT_F168	EXT	WT_F168	WT_F168	WT_F168	
WT_F169	EXT	WT_F169	WT_F169	WT_F169	
WT_F170	EXT	WT_F170	WT_F170	WT_F170	
WT_F171	EXT	WT_F171	WT_F171	WT_F171	
WT_F172	EXT	WT_F172	WT_F172	WT_F172	
WT_F173	EXT	WT_F173	WT_F173	WT_F173	
WT_F174	EXT	WT_F174	WT_F174	WT_F174	
WT_F175	EXT	WT_F175	WT_F175	WT_F175	
WT_F176	EXT	WT_F176	WT_F176	WT_F176	
WT_F177	EXT	WT_F177	WT_F177	WT_F177	
WT_F178	EXT	WT_F178	WT_F178	WT_F178	
WT_F179	EXT	WT_F179	WT_F179	WT_F179	
WT_F180	EXT	WT_F180	WT_F180	WT_F180	
WT_F181	EXT	WT_F181	WT_F181	WT_F181	
WT_F182	EXT	WT_F182	WT_F182	WT_F182	
WT_F183	EXT	WT_F183	WT_F183	WT_F183	
WT_F184	EXT	WT_F184	WT_F184	WT_F184	
WT_F185	EXT	WT_F185	WT_F185	WT_F185	
WT_F186	EXT	WT_F186	WT_F186	WT_F186	
WT_F187	EXT	WT_F187	WT_F187	WT_F187	
WT_F188	EXT	WT_F188	WT_F188	WT_F188	
WT_F189	EXT	WT_F189	WT_F189	WT_F189	
WT_F190	EXT	WT_F190	WT_F190	WT_F190	
WT_F191	EXT	WT_F191	WT_F191	WT_F191	
WT_F192	EXT	WT_F192	WT_F192	WT_F192	
WT_F193	EXT	WT_F193	WT_F193	WT_F193	
WT_F194	EXT	WT_F194	WT_F194	WT_F194	
WT_F195	EXT	WT_F195	WT_F195	WT_F195	
WT_F196	EXT	WT_F196	WT_F196	WT_F196	
WT_F197	EXT	WT_F197	WT_F197	WT_F197	
WT_F198	EXT	WT_F198	WT_F198	WT_F198	
WT_F199	EXT	WT_F199	WT_F199	WT_F199	
WT_F200	EXT	WT_F200	WT_F200	WT_F200	
WT_F201	EXT	WT_F201	WT_F201	WT_F201	
WT_F202	EXT	WT_F202	WT_F202	WT_F202	
WT_F203	EXT	WT_F203	WT_F203	WT_F203	
WT_F204	EXT	WT_F204	WT_F204	WT_F204	
WT_F205	EXT	WT_F205	WT_F205	WT_F205	
WT_F206	EXT	WT_F206	WT_F206	WT_F206	
WT_F207	EXT	WT_F207	WT_F207	WT_F207	
WT_F208	EXT	WT_F208	WT_F208	WT_F208	
WT_F209	EXT	WT_F209	WT_F209	WT_F209	
WT_F210	EXT	WT_F210	WT_F210	WT_F210	
WT_F211	EXT	WT_F211	WT_F211	WT_F211	
WT_F212	EXT	WT_F212	WT_F212	WT_F212	
WT_F213	EXT	WT_F213	WT_F213	WT_F213	
WT_F214	EXT	WT_F214	WT_F214	WT_F214	
WT_F215	EXT	WT_F215	WT_F215	WT_F215	
WT_F216	EXT	WT_F216	WT_F216	WT_F216	
WT_F217	EXT	WT_F217	WT_F217	WT_F217	
WT_F218	EXT	WT_F218	WT_F218	WT_F218	
WT_F219	EXT	WT_F219	WT_F219	WT_F219	
WT_F220	EXT	WT_F220	WT_F220	WT_F220	
WT_F221	EXT	WT_F221	WT_F221	WT_F221	
WT_F222	EXT	WT_F222	WT_F222	WT_F222	
WT_F223	EXT	WT_F223	WT_F223	WT_F223	
WT_F224	EXT	WT_F224	WT_F224	WT_F224	
WT_F225	EXT	WT_F225	WT_F225	WT_F225	
WT_F226	EXT	WT_F226	WT_F226	WT_F226	
WT_F227	EXT	WT_F227	WT_F227	WT_F227	
WT_F228	EXT	WT_F228	WT_F228	WT_F228	
WT_F229	EXT	WT_F229	WT_F229	WT_F229	
WT_F230	EXT	WT_F230	WT_F230	WT_F230	
WT_F231	EXT	WT_F231	WT_F231	WT_F231	
WT_F232	EXT	WT_F232	WT_F232	WT_F232	
WT_F233	EXT	WT_F233	WT_F233	WT_F233	
WT_F234	EXT	WT_F234	WT_F234	WT_F234	
WT_F235	EXT	WT_F235	WT_F235	WT_F235	
WT_F236	EXT	WT_F236	WT_F236	WT_F236	
WT_F237	EXT	WT_F237	WT_F237	WT_F237	
WT_F238	EXT	WT_F238	WT_F238	WT_F238	
WT_F239	EXT	WT_F239	WT_F239	WT_F239	
WT_F240	EXT	WT_F240	WT_F240	WT_F240	
WT_F241	EXT	WT_F241	WT_F241	WT_F241	
WT_F242	EXT	WT_F242	WT_F242	WT_F242	
WT_F243	EXT	WT_F243	WT_F243	WT_F243	
WT_F244	EXT	WT_F244	WT_F244	WT_F244	
WT_F245	EXT	WT_F245	WT_F245	WT_F245	
WT_F246	EXT	WT_F246	WT_F246	WT_F246	
WT_F247	EXT	WT_F247	WT_F247	WT_F247	
WT_F248	EXT	WT_F248	WT_F248	WT_F248	
WT_F249	EXT	WT_F249	WT_F249	WT_F249	
WT_F250	EXT	WT_F250	WT_F250	WT_F250	
WT_F251	EXT	WT_F251	WT_F251	WT_F251	
WT_F252	EXT	WT_F252	WT_F252	WT_F252	
WT_F253	EXT	WT_F253	WT_F253	WT_F253	
WT_F254	EXT	WT_F254	WT_F254	WT_F254	
WT_F255					

Default	Use As	Signal Name	EXT PWR0	Power
G	GPO	PWR_LED	(BLU)	
GD	GPO	CMO_LED	P0 LED (B)	+3V0, B2
GD	GPO	CMO_PULL_LED#	P0 LED (B)	+3V0, B2
A11	PWM	PWM1_PWM		
G	GPO	BC_G894		
A11	PWM	PWM2_PWM		
A11	PWM	PW_LED_PWM		
G	GPO	ON_LED#		

Default	Use As	Signal Name	EXT PUPD	Power
A15	GPI	AC_10_OCR	P0_100R	+50A
I	GPI	L10_00R	P0_100R	+50A
GD	GPO	NOM_140R		
A15	GPO	EC_GPI0/P00_00R	P0_100R	+50A
I	GPO	PA_0R_EC		
0	GPO	HWY_M021	P0_10R	
GD	GPO	EC_10R	P0_10R	+50A

Default	Use As	Signal Name	EXT PUPD	Power
0	GPO	PM_EXTTDO	P0 10K (E)	<30VA, 82
A15	SDHUB	SDH01_CLR	P0 4 7R	<30VA, 82
A15	SDHUB	SDH01_DAT	P0 4 7R	<30VA, 82
0	GPO	PM_FROGTH	P0 10K (E)	<30V20
I	GP2	GC_DP04/SDP04	P0 10K (E)	<30V20
I	GP2	PM_S000F	P0 100R	
A15	GP2	DAT1_DR_OCR	P0 100R	

Defeat	Use As	Signal Name	EXT PUPD	Power
I	EXT	IC_0P00(P00, SLIP, 204)		
O	OPD	OC_0P00(SIC, 0P00, 0P00000)		
AI1	OPD	OPD_P10V_204H	P0_100H	+20V
CO	OPD	OPD_0C1H	P0_10H	+20V
OP	OPD	OPD_0C1H	P0_10H	+20V
O	OPD	OC_0P01(SIP, 204)		
AI1	OPD	OPD_P10V_0C02	P0_10H	+20V
AI1	OPD	OPD_P10V_0C02	P0_10H	+20V

Default	Use As	Signal Name	EXT PWRD	Power
0	GPO	EC_GPO0/SENSOR_029	PD 4.7V	
0	GPO	EC_GPO1/SENSOR_029	PD 4.7V	
0	GPO	3_PV_ON		
0	GPO	SENSORHUB_WD0		
0	GPO	SENSOR_WD0_0FF4		
1	GPI	PM_PWSEN0	PD 3.3V	
00	GPO	EC_GPO2		
GD	GPO	SENSOR_GPO0	PD 1.8V (B)	+1V3_3C

Default	Use As	Signal Name	EXT PURP	Power
	GPO	50002_08	PG 1000A/82 1W	+50A, 82
	GPO	50002_09	PG 1000A/82 1W	+50A, 82
A15	SMG06	P_50002_CLA	PG 4.75	+50A, 82
A15	SMG06	P_50002_SAT	PG 4.75	+50A, 82
A15	P12	P2_00A	PG 4.75	+50A, 82
A15	P22	P22 SAT	PG 4.75	+50A, 82
A15	PA01	BC_0004/PA01_82		+50A, 82
GPO	GPO	PCH_SPT_0V		+50A, 82

Default	Use As	Signal Name	EXT PUPD	Power
0	GPO	DGP0_LIMIT		
0	GPO	PDR_INTERRUPT		
0	GPI	EC_GPD0_PDR0_LIMIT_PDR1		+VDDA, NC
GPI	EC	SC0A7_PDR0_PDR1_PDR2	P0 10K (B)	
GPI	EC	SC17C0_01_PDR	P0 10K (B)	
GPI	EC	SC0A7_PDR0_PDR1_PDR2	P0 10K (B)	
0	GPO	10K12_VDDIO		
0	EC	SC_PDR_PDR0	P0 10K (B)	

Default	Use As	Signal Name	EXT PINS	Power
AL1	GPIO	GPIO_CLEARBUT	IO 4-140	+5V0
AL1	GPIO	P_JM03 CLR	IO 4-70	+5V0, 30
AL1	GPIO	P_JM03 DAT	IO 4-70	+5V0, 30
0	GPIO	P_R0001 DAT	IO 140-141	+5V0, 30
0	GPIO	EM0000_R02	IO 138	IO 138
0	GPIO	PC_CLEAR	IO 138	IO 138
0	GPIO	PC_CLEARBUT	IO 138	IO 138
0	GPIO	LED_BACKOFF		

1	GF1	PM_SLP_S0S4		
1	GF1	VIDIO_FWRGD		
1	GF1	ALL_STATION_FWRGD	(R-0)	(R-0)
1	GF1	IM7P3_FWRGD	PG 100R	+73R
1	GF1	YVA_SDR_FWRGD	PG 100R	+73R, SDR
1	GF1	SIDWAH0F		
A11	AD	A4_MAL_POWER	(R-0)	(R-0)
A11	AD	MG_MAL_POWER	PG 100R & 90 54R	+39AC

Default	Use As	Signal Name	EXT PUP	Power
C	SP1	DC_GND3/POWER1_SINKSW	P0 10K	+100W
C	SP0	3TA05SR_06	P0 100K	+10K, 3K
Alt	S	DC_W22_05		
S	SP0	DC_GND3 / F0M_003_STAT2		
Alt	SA	70A7_007_00		
C	SP0	DC_GND3		
I	SP1	DC_GND3/SR_000023	P0 100K (B)	+10K, 10W
C	SP0	DCM_CHANNELS_0001		

Default	Use As	Signal Name	EXT PUPO	Power
LAD0/R100		LPC_A20_R/LPC_A20		
LAD1/R101		LPC_A21_R/LPC_A21		
LAD2/R102		LPC_A22_R/LPC_A22		
LAD3/R103		LPC_A23_R/LPC_A23		
LAD4/R104		CLK_BUFPC2_PCB		
SRFRAME/NC9		LPC_FRAME#		
SR15Q/AL6074		INT_SR15Q	FD 15E	+3.0V

SKL_PCH-H Z170 HSIO	
USB3 #1 (OTG)	
USB3 #2	SSIC #1
USB3 #3	SSIC #2
USB3 #4	

US3#0					0 US3#5
US3#2	PCI#1		X,2		US3#7
US3#3	PCI#2				US3#7
US3#4	PCI#3		X,4	NA	US3#8
US3#5	PCI#3				US3#9
US3#6	PCI#4	OE			US3#10
US3#7	PCI#4	OE			US3#11
US3#8	PCI#5	X,2			US3#12
US3#9	PCI#6		X,4	NA	US3#13
US3#10	PCI#7				US3#14
US3#11	PCI#8	X,2			US3#15
US3#12	PCI#9				US3#16
US3#13	PCI#10				US3#17
US3#14	PCI#11	X,2			US3#18
US3#15	SATA#0				US3#19
US3#16	SATA#1		X,4	Intel I/ST PCI Storage Device #1	US3#20
US3#17	PCI#12	OE			US3#21
US3#18	SATA#0	OE			US3#22
US3#19	SATA#1				US3#23
US3#20	SATA#2		X,4	Intel I/ST PCI Storage Device #2	US3#24
US3#21	SATA#3	X,2			US3#25
US3#22	SATA#4				US3#26
US3#23	SATA#5				US3#27
US3#24	SATA#6				US3#28
US3#25	SATA#7				US3#29
US3#26	SATA#8	X,2			US3#30

N501VW Setting

[illegible]

EC Header (SHA1)	SR-IOV Address
SR-IOV Service	0000
QoS Thermal Sensor	0000
CPU Thermal Sensor	0000
Power Thermal Sensor	0000

Device Identification	
CPU Thermal Sensor	00000000000000000000000000000000
Power Thermal Sensor	00000000000000000000000000000000

IRQ	IRQ Capabilities	Function	IRQ
PCIe (from GPU)		dgpu	MS0
01	USB001	USB0_00	
02	USB002 / USB003		
03	USB003 / USB002		

05	USGADMS	USGAD_ID		←
06	USGADMS	USGAD_ID		
07	USGADMS / POCMS	Centrifuge_USGADMS(1)	SRCS	
08	USGADMS / POCMS		SRCS	
09	POCMS	NSAN	SRCS	
10	POCMS / GRI	GLAN	SRCS	
11	POCMS / GRI		SRCS	
12	POCMS	TEST		
13	POCMS(1)			
14	POCMS			

16	POKRYTIE / SÁDKA	POČTA ISD	SÁDKA
17	POKRYTIE	SÁDKA ISD	
18	POKRYTIE / GABE		
19	POKRYTIE / SÁDKA / GABE		
20	POKRYTIE / SÁDKA		
21	POKRYTIE / SÁDKA		
22	POKRYTIE / SÁDKA	ISD HSD	
23			
24			
25			

Year				
------	--	--	--	--

HM170 HSIO	SKL_PCH-H HM170 HSIO
	1 USB3 #1 (OTG)
SSIC #1	2 USB3 #2 SSIC #1
SSIC #2	3 USB3 #3 SSIC #2
	4 USB3 #4

[illegible]

N501VW Setting

[illegible]

	GPIO Configuration	Function	Src
01	PULLUP (from GPIO)	GPIO	
02		USER_ID	USER_ID_01
03			USER_ID_02
04	USER_ID / USER_ID		USER_ID_03
05	USER_ID / USER_ID		USER_ID_04
06			Camera
07	USER_ID		USER_ID_05
08	USER_ID		USER_ID_06
09	USER_ID / USER_ID		USER_ID_07
10	USER_ID / USER_ID	GPIO	USER_ID_08
11			GPIO
12	USER_ID / GSE	GPIO	USER_ID_09
13	USER_ID / GSE	GPIO	USER_ID_10
14		GPIO	USER_ID_11
15	USER_ID / GSE	GPIO	USER_ID_12
16	USER_ID / USER_ID		GPIO
17	USER_ID / USER_ID		GPIO
18	USER_ID / USER_ID		GPIO
19	USER_ID / USER_ID		GPIO
20	USER_ID / USER_ID		GPIO
21	USER_ID / USER_ID		GPIO
22	USER_ID / USER_ID		GPIO
23	USER_ID / USER_ID		GPIO
24			
25			
26			

SKU: PCH-H 2700 HSIO						
0 (07)	3.92	SSIO #1				
3.93	SSIO #2					
3.94						
3.95						
3.96						
3.97	PCIE #1	x,2				
3.98	PCIE #2					
3.99	PCIE #3		x,4		NA	
3.10.0	PCIE #4	0bE				
3.10.1		0bE				
3.10.2						
3.10.3						
3.10.4						
3.10.5						
3.10.6						
3.10.7						
3.10.8	SATA #0	0bE				
3.10.9	SATA #1					
3.10.10						
3.10.11						
3.10.12						
3.10.13	SATA #0	0bE				
3.10.14	SATA #1					
3.10.15	SATA #2					
3.10.16	SATA #3		x,4		Intel RSST PCIe Storage Device #1	
3.10.17	SATA #4	0bE				
3.10.18	SATA #5					
3.10.19	SATA #6					
3.10.20	SATA #7		x,4		Intel RSST PCIe Storage Device #2	
3.10.21	SATA #8					
3.10.22	SATA #9					
3.10.23	SATA #10					
3.10.24	SATA #11					
3.10.25	SATA #12					
3.10.26	SATA #13					
3.10.27	SATA #14					
3.10.28	SATA #15					
3.10.29	SATA #16					
3.10.30	SATA #17					
3.10.31	SATA #18					
3.10.32	SATA #19					
3.10.33	SATA #20					
3.10.34	SATA #21					
3.10.35	SATA #22					
3.10.36	SATA #23					
3.10.37	SATA #24					
3.10.38	SATA #25					
3.10.39	SATA #26					
3.10.40	SATA #27					
3.10.41	SATA #28					
3.10.42	SATA #29					
3.10.43	SATA #30					
3.10.44	SATA #31					
3.10.45	SATA #32					
3.10.46	SATA #33					
3.10.47	SATA #34					
3.10.48	SATA #35					
3.10.49	SATA #36					
3.10.50	SATA #37					
3.10.51	SATA #38					
3.10.52	SATA #39					
3.10.53	SATA #40					
3.10.54	SATA #41					
3.10.55	SATA #42					
3.10.56	SATA #43					
3.10.57	SATA #44					
3.10.58	SATA #45					
3.10.59	SATA #46					
3.10.60	SATA #47					
3.10.61	SATA #48					
3.10.62	SATA #49					
3.10.63	SATA #50					
3.10.64	SATA #51					
3.10.65	SATA #52					


SRL PCIE H170/H50					
1	USB3 #1 (D0)				
2	USB3 #2	SSIC #1			
3	USB3 #3	SSIC #2			
4	USB3 #4				
5	USB3 #5				
6	USB3 #6				
7	USB3 #7				
8	USB3 #8				
9	PCI-E #3		x2	NA	NA
10	PCI-E #4	ONE	x2		
11	PCI-E #5	ONE	x2		
12	PCI-E #6		x2		
13	PCI-E #7		x2	x4	NA
14	PCI-E #8		x2		
15	PCI-E #9	SATA #0			
16	PCI-E #10	SATA #1			
17	PCI-E #11				
18	PCI-E #12	ONE	x2		
19	PCI-E #13	SATA #0	ONE		
20	PCI-E #14	SATA #1	x2		
21	PCI-E #15	SATA #2	x2		
22	PCI-E #16	SATA #3	x2		
23	SATA #9				
24	SATA #6				
25	PCI-E #19		NA		NA

SGL PCH-F1M170 RISIG					
1	USBS1 #1	OTG	SSIO #1		
2	USBS2 #2		SSIO #2		
3	USBS3 #3				
4	USBS4 #4				
5	USBS5 #5				
6	USBS6 #6				
7	USBS7 #7	PCIE #1			
8	USBS8 #8	PCIE #2		x.2	NA
9	PCIE #3				
10	PCIE #4		QSE	x.2	NA
11	PCIE #5		QSE		
12	PCIE #6			x.2	
13	PCIE #7				
14	PCIE #8			x.4	NA
15	PCIE #9	SATA #0	QSE	x.2	Internal SATA Device
16	PCIE #10	SATA #1	QSE	x.4	Internal SATA Device
17	PCIE #11		QSE		
18	PCIE #12		QSE		
19	PCIE #13	SATA #0*	QSE	x.2	Internal SATA Device
20	PCIE #14	SATA #1*	QSE	x.2	Internal SATA Device
21	PCIE #15	SATA #2		x.2	Internal SATA Device
22	PCIE #16	SATA #3			
23					
24					NA
25					NA


PCIEG

EDS_544924
table 2-17


R0.1-25




R0301 close to CPU
PEG_COMP trace length <400mils




Display



GL502VD Add





Main Board








OPC Power Rails




2016.04.26 Reserve +VCCIO Cap

2015/02/13
R0901修正為100Ω


Main Source	1th PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.0VSUS	+VCCST	+1.0V_VCCST
	+1.2V	+VDDQ_CPU	+1.0V_VCCPLL
	+VCCSA	+VCCPLL_OC	+VDDQ_CLK
	+VCCIO		
	+VCCSTG		




CPU W/OPC

+1.0V VCCST/+1.0V VCCPLL
DECAPS Place Back Side (TOP)


+VDDQ DECAPS Place Back Side (TOP)




+VCCIO DECAPS Place Back Side (TOP)




+VDDQ_CLK DECAPS Place Back Side (TOP)




+VCCSA DECAPS Place Back Side (TOP)




R0.1-06

Volume Segment
+VCCIO is supplied +1.0VS (shared with +VCCSTG)




+VCCORE DECAPS Place Back Side (TOP)



+VCCGT DECAPS Place Back Side (TOP)




+VCCGT DECAPS- Place close to the package(BOT)



Backside cap	
Intel	GL502VD
8x22uF	43x10uF
35x10uF	
68x1uF	34x2.2uF
594uF	594uF


22uF移至PWR頁面P. 81

N501






R1.0 Hacken 0128 Remove


N501






3.Pagel3.Delete C1309 and Clock Pull up power change from +1.2V to +0.6V -20121212



<Variant Name>


		Title : DDR4_ON-BOARD_A2	
ASUSTeK COMPUTER INC.		Engineer: Ben_Fang	
Size Custom	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 15 of 102	







<p>CFG Straps for Processor</p> <p>ref: Intel 544924_Skylake_EDS_Vol_1_Rev0.9 P.121</p>
<p>CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted</p> <ul style="list-style-type: none"> - 1 : (Default) Normal Operation; No stall - 0 : Stall
<p>CFG[1] : Reserved Configuration Lane</p> <p>Reserved Configuration Lane</p>
<p>CFG[2] : PCI Express* Static x16 Lane Numbering Reversal</p> <ul style="list-style-type: none"> - 1 : (Default) Normal Operation - 0 : Lane Numbers Reversed
<p>CFG[3] : Reserved configuration lanes</p> <p>Reserved Configuration Lane</p>
<p>CFG[4] : eDP Enable</p> <ul style="list-style-type: none"> - 1 : Disabled - 0 : Enabled
<p>CFG[6:5] : PCI Express* Bifurcation</p> <ul style="list-style-type: none"> - 00 : 1 x8 , 2 x4 PCI Express* - 01 : Reserved - 10 : 2 x8 PCI Express* - 11 : 1 x16 PCI Express*
<p>CFG[7] : PEG Training</p> <ul style="list-style-type: none"> - 1 : (Default) PEG Train Immediately Following RESET# de-assertion - 0 : PEG Wait for BIOS for Training
<p>CFG[19:8] : Reserved Configuration Lanes</p> <p>Reserved Configuration Lanes</p>
<p>Intel 544924_Skylake_EDS_Vol_1_Rev0.9 P.121 Richard 2014I209</p>


DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTT regulator
in C8 and deeper and S3.
Ref:544924_544924_Skylake_EDS_Vol_1_Rev0.9.pdf P.120








CPU SIDEBAND SIGNALS




<Variant Name>

		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: Ben_Fang	
Size A	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 17 of 102	









For USB3.1 Legacy support




R1.0-23




Project Name		Rev
ASUS GL502VD		1.0
Title : PCH-CPT(5)_LPC,SPI,SMBUS		
Size	Dept.:	Engineer:
A	ASUSTek COMPUTER	Ben_Fang
Date:	Wednesday, February 15, 2017	Sheet 24 of 102




Supply	Value	Quantity	Type	Notes	Placement
VccMPHYPLL & VccPCIE3PLL (Pin A43, B43, C44, C45) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	Recommended to be placed <3 mm from edge of package
	22 uF	2	Filter Capacitor (Vss) 0805	20%	
VccUSB2PLL & VccHDAPLL (Pin AJ5, AL5, AN19) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	22 uF	2	Filter Capacitor (Vss) 0805	20%	
VccCLK5 (Pin K2, K3) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	22 uF	2	Filter Capacitor (Vss) 0805	20%	



SPI Power




R0.1-09 R1.0-21





1st SPI ROM

Main: 05006-00010500 (fixed quad bit)




System Management Interface

SMBus Interface





R0.1-13 R1.0-01


CPU,VGA Thermal Sensor
Power Thermal Sensor


Figure 4-27. SKL H DDR4/DDR4-RS x8 Memory Down V_{REF-CA} Overview

SO-DIMM0 Vref


SKL H DDR4/DDR4-RS SO-DIMM V_{REF-CA} Overview

SO-DIMM1 Vref





HD Audio




HDA_SYNC (On-Die PLL VR voltage select):
Rising edge of RSMRST# pin
High:1.5V, Low:1.5V (default)









AC2_SDOU: (1)PCH: Internal PD 20k ohm, VIL=0.35V, VIH=0.65~3.3V (2)ALC269: VIL=0.35~3.3V, VIH=0.65~3.3V

AC2_SDOU is a signal used for Flash Descriptor security Override/RE debing mode HIGH : get override, LOW : disable override

Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
AC_BAT_SYS	+1.0VUS	+VCCST	+1.0V_VCCST	
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VSUS	+3VSUS_PCH	+VCCPA2IO
		+3VS		



USE RTC Battery:
P/N: 0B100-00020300 BATT-LI CR2032 3V/220mAh
P/N: 0B100-00020400 BATT-LI CR2032 3V/220mAh



Main Board

Only 3V Torlence














```
GPB[0,1,2,3,4,5,6]
GPC[3,4,5,6,7]
GPD[0,4,6,7]
GPE[4]
GPF[6,7]
GPH[7]
GPI[0:7]
GPJ[0:7]
```

Can be adjusted to
Open-Drain for port:


GPA0~GPA3
GPB0~GPB7
GPD0~GPD7
GPE0~GPE7
GPF0~GPF7
GPH0~GPH6
GPJ0~GPJ5

- EC Require


ITE Version	ASUS P/N
IT8995VG-128/CX	06037-00050600



R1.0-25 R1.0-38 To CC logic at p49




<Variant Name>




<Variant Name>

Reset Circuit

Pull up +3VSG through R7507(10kOhm->100kOhm)
 When +3VSG ready, R7507(10kOhm) and R5006(7.5kOhm) will be in pallelle.
 The CPU temperature point is protected ahead of time.
 Increasing R7507 value can reduce to affect R5006.



Battery embedded (press pwr_sw 10sec, then reset ec)




EC power off solution:
 Solution1 Mount R3206, D3201/ Unmount R3216
 Solution2 Mount R3206/R3216/ Unmount D3201- for reserved 0402 footprint

R1.2-65

<Variant Name>


ASUS®		Title : RST_Reset Circuit	
ASUSTek COMPUTER		Engineer: Ben_Fang	
Size	Project Name	Rev	
B	GL502VD	1.0	
Date: Wednesday, February 15, 2017		Sheet 52 of 102	

<Variant Name>


		Title : Card Reader-RTS5226	
ASUSTeK COMPUTER INC. NB1		Engineer: Ben_Fang	
Size	Project Name		Rev
C	GL502VD		1.0
Date: Wednesday, February 15, 2017		Sheet 42 of 102	

R1.2_02 follow GL502VT

Layout SWP 1211








LAN Connector



J3402 LAN Jack

1st Source: P/N:12014-00161700 FOXCONN/JM3611-NS640003-7H


2nd Source: P/N:12014-00035500 SINGATRON/2RJ1648-00011F



D3401,D3402 ESD Diode


1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D





GND_LAN_T 上禁止加任何零件

2012/2/16 EMI



<Variant Name>

		Title : TBD	
ASUSTeK COMPUTER INC. NB3		Engineer: Ben_Fang	
Size C	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 35 of 102	



The schematic illustrates the hardware connections for a Raspberry Pi Zero-based device. It is divided into two main sections: component pin connections and an LED driver circuit.

Component Pin Connections





FPC Connector (J30P) to PCB:

- +5VS:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32.
- C3111:** A 0.1µF capacitor connected between pins 1 and 2.
- WLAN_LED+ C:** Connected to pin 1.
- OS_LED+ COM+:** Connected to pin 2.
- CAP_LED+ C:** Connected to pin 3.
- PWR_SW#:** Connected to pin 4.
- KSD18:** Connected to pin 5.
- KSD14:** Connected to pin 6.
- KSD12:** Connected to pin 7.
- KSD10:** Connected to pin 8.
- KSD11:** Connected to pin 9.
- KSD6:** Connected to pin 10.
- KSD8:** Connected to pin 11.
- KSD4:** Connected to pin 12.
- KSD2:** Connected to pin 13.
- KSD5:** Connected to pin 14.
- KSD13:** Connected to pin 15.
- KB0:** Connected to pin 16.
- KB3:** Connected to pin 17.
- KB1:** Connected to pin 18.
- KB2:** Connected to pin 19.
- KB4:** Connected to pin 20.
- KB5:** Connected to pin 21.
- KB6:** Connected to pin 22.
- KB9:** Connected to pin 23.
- KB7:** Connected to pin 24.
- KB11:** Connected to pin 25.
- KB10:** Connected to pin 26.
- J3101:** Connected to pin 27.
- KBLED:** Connected to pin 28.
- KB_LED_PWM:** Connected to pin 29.

LED Driver Circuit



This section details the circuit for driving the keyboard LEDs (KBLED).


- Power Supply:** +5V_S provides power to the circuit.
- Transistor J3103:** An NPN transistor used as a switch. Its base is connected to the KBLED signal through a resistor R30. Its emitter is grounded.
- SL3101:** A MOSFET used as a source follower or buffer. Its gate is connected to the output of J3103. Its drain is connected to the +5V_S supply.
- Q2104:** Another NPN transistor, likely a second stage or a different type of driver. Its base is connected to the output of SL3101. Its emitter is grounded.
- Q2104:** A MOSFET, similar to SL3101, with its gate connected to the output of Q2104 and its drain connected to the +5V_S supply.
- Current Limiting:** A current limit of Max. 278mA is indicated for the LED load.
- Resistors:** Various resistors are shown, including R30 (base resistor for J3103), R31 (gate resistor for SL3101), R32 (gate resistor for Q2104), and R33 (emitter resistor for Q2104).



The diagram illustrates the signal routing for the 12018-00212200 module. Key components and connections include:


- Power Supply:** +3V3_TPCON is connected to the module's power pins (R3111, R3108, R3109, R3110) and the FPC_CON_BP connector pin 1.
- Grounding:** Ground connections are shown for the module (GND) and the FPC_CON_BP connector (pin 9).
- Signal Traces:**
 - TP-CLK:** Connected to module pin SL3103 and FPC_CON_BP pin 1.
 - TP-DAT:** Connected to module pin SL3102 and FPC_CON_BP pin 2.
 - TP_SCL:** Connected to module pin R3108 and FPC_CON_BP pin 3.
 - TP_SDA:** Connected to module pin R3109 and FPC_CON_BP pin 4.
 - TP_INTF:** Connected to module pin R3110 and FPC_CON_BP pin 5.
- Module Identification:** The module is labeled 12018-00212200.
- I2C Connections:** The module is connected to I2C1_SDA_C and I2C1_SCL_C signals via C3108 and C3109 capacitors.






«Variant Name»



<Variant Name>

		Project Name		Rev
		GL502VD		1.0
Title : USB 3.1 MB Type-C				
Size Custom	Dept.: ASUSTeK COMPUTER		Engineer:	Ben_Fang
Date: Wednesday, February 15, 2017			Sheet 49	of 102












<Variant Name>

		Title : CB_*****	
ASUSTeK COMPUTER INC. NB3		Engineer: Ben_Fang	
Size A	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 41 of 102	


2016.03.30 modify netname



CardReader PWR




X4201: 25MHZ +/-20ppm/10pF (3225)
1st: P/N:07009-00020100 EPSON/FA-238G
2nd: P/N:07009-00020800 TXC/TV25000036




R1.0_011 Add EMI Solution

CR Socket




NGFF M.2 TYPE_E-KEY WIFI




WLAN PWR_+3V_NGFF_WLAN (Non-ISCAT)

Support ASUS Open Cloud Computing (AOConnect)


WLAN PWR_+3VSUS




WLAN CLKREQ#




WLAN & BT ON



WLAN_Wake# Control



NGFF NUT



To match WMI test, Due to BT wake up to spend much time if use +3VS, so, change to +3V, let BT can work quickly when S3 wake up.


High active

Project which use the combo card schematic should make sure that BT_ON signal can't be High at S3/S4/S5 state to prevent leakage


74	1.5Vaux	WLAN	73
72	1.5Vaux	RESERVED	71
70	RESERVED	GND	69
68	RESERVED	Reserved/2nd Lane PERp1	67
66	RESERVED	Reserved/2nd Lane PERp1	65
64	GPIO0 NFC Reset# (MGPIOT7)(O)(0/3.3V)	GND	63
62	NFC I2C IRQ (MGPIOT5)(I)(0/3.3)	Reserved/2nd Lane PETH1	61
60	NFC I2C SM CLK (I)(0/3.3)	Reserved/2nd Lane PETH1	59
58	NFC I2C SM DATA (I)(0/3.3)	GND	57
56	W_DISABLE# (O)(0/3.3V)	PEWAKE# (O)(0/3.3V)	55
54	Reserved/W_DISABLE# (O)(0/3.3V)	CLKREQ# (I)(0/3.3V)	53
52	PERST# (O)(0/3.3V)	GND	51
50	SUSCLK32MHz (O)(0/3.3V)	REFCLKNO	49
48	COEX1 (I)(0/LRBV)	REFCLKPO	47
46	COEX2 (I)(0/LRBV)	GND	45
44	COEX3 (I)(0/LRBV)	PERp0	43
42	CLKM CLK	PERp0	41
40	CLKM DATA	GND	39
38	CLKM RESET (O)(0/3.3V)	PERp0	37
36	UART CTS (O)(0/LRBV)	PERp0	35
34	UART RTS (I)(0/LRBV)	GND	33
32	UART TX (O)(0/LRBV)	Key	
	Key	Key	
	Key	Key	
	Key	Key	
	Key	Key	
22	UART Rx (I)(0/LRBV)	SDIO Reset(O)(0/LRBV)	23
20	UART Wake (I)(0/3.3V)	SDIO Wake(I)(0/LRBV)	21
18	GND	SDIO DAT7(O)(0/LRBV)	19
16	LED#2 (I)(OD)	SDIO DAT6(O)(0/LRBV)	17
14	PCM_OUT (I)(0/LRBV)	SDIO DAT5(O)(0/LRBV)	15
12	PCM_IN (O)(0/LRBV)	SDIO DAT4(O)(0/LRBV)	13
10	PCM_SYNC (O)(0/LRBV)	SDIO CMD0(O)(0/LRBV)	11
8	PCM_CLK (O)(0/LRBV)	SDIO CLK(O)(0/LRBV)	9
6	LED#1 (I)(OD)	GND	7
4	1.5Vaux	USB_D-	5
2	1.5Vaux	USB_D+	3
		GND	1

<Variant Name>


LPC Debug Port



<Variant Name>

		Title : DEBUG_LPC	
ASUSTeK COMPUTER INC. NB1		Engineer: Ben_Fang	
Size A	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 44 of 102	






<Variant Name>

		Title : TBD	
ASUSTeK COMPUTER INC		Engineer: Ben_Fang	
Size C	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 54 of 102	


<Variant Name>

Headphone&MIC



HP & MIC Connector



<Variant Name>



tek VCCST_PWRGD for PCH




20,29,30,80

<Variant Name>

ASUS		Title : Power Protect	
ASUSTek COMPUTER		Engineer: Ben_Fang	
Size	Project Name	Rev	
Custom	GL502VD	1.0	
Date:	Wednesday, February 15, 2017	Sheet	58 of 102


HDMI Conn.



2016.05.11 EMI Reserve



HDMI EMI

2016.07.20 VR solution




N56V C.M. Choke : M 09G092090110

HDMI Active-Level Shift




2015.08.21 EMI Reserve close to COBN




HDMI PWR_+5VS_HDMI


HDMI LDO 1.5VS



2016.07.20 VR solution




2016.07.20 VR solution




FIX can't read 4K2K HDMI Monitor EDID BUG
Reverse R4812, Mount R4813 Pull-down


12/31/11
For HDMI Design IP #0.4
Del: C4801
Add: C4802, C4803, C4804, C4805
P4802=90T0014075310
C4803=90T0014075310
C4804=90T0014075310
C4805=90T0014075310

2016.06.21 EMI solution




2015.08.26 EMI Reserve







CPU Thermal Sensor




Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm




DC FAN Control 1




DC FAN Control 2



<Variant Name>



SATA Connector		
Pin	net	Note
P15	NC	
P14	NC	
P13	NC	
P12	Ground	
P11	NC	
P10	Ground	
P9	+5V	power
P8	+5V	
P7	+5V	
P6	Ground	
P5	Ground	
P4	Ground	
P3	Devsip	Impedance 50Ω
P2	+3V	power
P1	+3V	
S7	Ground	
S6	SATA_RX_P	Differential Pairs, Impedance 85Ω
S5	SATA_RX_N	Differential Pairs, Impedance 85Ω
S4	Ground	
S3	SATA_TX_N	Differential Pairs, Impedance 85Ω
S2	SATA_TX_P	Differential Pairs, Impedance 85Ω
S1	Ground	




20 pin HDD Board connector		
Pin	net	Note
pin1	Ground	
pin2	NC	
pin3	+5V	power
pin4	+5V	
pin5	+5V	
pin6	+5V	
pin7	NC	
pin8	Ground	
pin9	Devsip	Impedance 50Ω
pin10	NC	
pin11	+3V	power
pin12	+3V	
pin13	NC	
pin14	Ground	
pin15	SATA_RX_P	Differential Pairs, Impedance 85Ω
pin16	SATA_RX_N	Differential Pairs, Impedance 85Ω
pin17	Ground	
pin18	SATA_TX_N	Differential Pairs, Impedance 85Ω
pin19	SATA_TX_P	Differential Pairs, Impedance 85Ω
pin20	Ground	

<Variant Name>


USB3.0
EMI-Protection

12/10/25
LS201, LS202,LS207, LS208
09G092090400




From PCH

USB2.0 EMI-Protection





N501 USB Power

SUSC_ECF



USB3.0_Port 0

N501 0808 change temp footprint





U5203 ESD PROTECTION

1st Source: P/N:07G028076030 ESD PROTECTION AZ1045-04F





2nd Source: P/N:07G028153010 ESD PROTECTION IP4284CZ10-TB

<Variant Name>

DP Repeater_PS8330B






Follow SKL-H PDG 5.4.4 P150
Figure 5-13. DisplayPort*
Auxiliary Channel Dual Mode Support Protection Circuit




2014/05/29 Add HDD & SSD LED control circuit.


HDD LED




HALL SENSOR
06033-00140000




OS LED



CAP LED







WireLess LED











«Variant Name»

		Title : LED & LID	
ASUS TUK COMPUTER INC. NB3		Engineer: Ben_Fang	
Site C	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 56 of 102	



		Project Name	Rev
		UX550	1.0
Title : POWER_+VGFX_CORE			
Size			
B	Dept.: NB Power team	Engineer:	EE
Date: Wednesday, February 15, 2017	Sheet	96	of 102




HDD LED N501 0721




2015.11.05 add by ME




<Variant Name>




<Variant Name>


		Project Name GL502VD		Rev R1.0
Title : PW_OV				
Size A	Dept.: NB Power team		Engineer:	Edison
Date: Wednesday, February 15, 2017			Sheet 95	of 102




Battery Connector




Battery Connector



<Variant Name>

		Title : BT_Bluetooth	
ASUSTeK COMPUTER INC. NB1		Engineer: Ben_Fang	
Size A	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 61 of 102	


<Variant Name>

		Title : I/O board(1-1)_CR_RTS5139	
ASUSTeK COMPUTER INC. NB3		Engineer: Ben_Fang	
Size C	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 62 of 102	

Main Board




+1V8_AON [For GPU]



I_{max} = 8A
OCP = 12A
+1.8V_GPU

PT970* 請放置 PU9701旁;並請放置Trace 上!





<Variant Name>

ASUS		Project Name	Rev
GL502VD			R1.0
Title : PW_+1.8V_AON			
Size	Dept.	Engineer	
A3	NB Power Team	Edison	
Date: Wednesday, February 15, 2017	Sheet	97	of 102

+FBVDDQ [For VRAM]

DVS Setting		
	N17P 4Gb Hynix & Micron	N17P 8Gb (N17P 4Gb Samsung)
VoItage	1.55V	1.5V
PR9404	10KOhm	10KOhm
PR9409	35.7KOhm	31.6KOhm
PR9423	54.9KOhm	64.9KOhm



<Variant Name>

ASUS		Project Name	Rev
GL502VD			R1.0
Title : FW+FBVDDQ			
Size	Dept.: NB Power Team	Engineer: Edison	
Date: Wednesday, February 15, 2017	Sheet 94	of 102	



Project Name

GL502VD

Rev

R1.0

Title : PW_

Size

A3


Dept.: NB Power team

Engineer: Edison

Date: Wednesday, February 15, 2017

Sheet 84 of 102



+1.0VSUS [For PCH]



Imax= 8A
OCP= 12A

+1.0VSUS

PT830* 請放置 PU8301旁;並請放置Trace 上!





Project Name

UX550

Rev

1.0

Title : PW_PEX_VDD

Size

A3

Dept.: NB Power team

Engineer: Joe

Date: Wednesday, February 15, 2017

Sheet 92 of 102

③ 2014年12月31日，甲公司应计提坏账准备的金额为100万元。





Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

Register Address

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data		bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert	



<Variant Name>



Title : SBU_DGPU_*****_R0.9

ASUSTeK COMPUTER

Engineer: Ben_Fang





Size	Project Name
B	GL502VD

Rev
1.0

NVVDD Backside cap(pcs)				
	NVIDIA		UX502	
	N16	N17	N16	N17
0.1uF	10	0	10	0
1uF	4	10	4	10
10uF	2	4	2	4
22uF				


Location is close to DRAM for clamshell mode

0.1uF*10 (only N16P)
1uF*4 (N16P) *10 (N17P)
10uF*5
22uFX5



<Variant Name>

+3VA_DSW / +5VSUS [Power Power]



請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm

Adaptor Mode (IMVP8)

	S0	C5	S3	D53	S4	S5	S5 with USB Charger*
PS_ON	1	-	1	-	1	-	1
3VADSW_ON	1	-	1	-	1	-	1
3VSUS_ON	1	-	1	-	1	-	1
5VSUS_ON	1	-	1	-	1	-	1
1.35V_ON	1	-	1	-	0	-	0
SUSC_ECH	1	-	1	-	0	-	0
SUSB_ECH	1	-	0	-	0	-	0

Battery Mode (IMVP8)

	S0	C5	S3	D53	S4	S5	S5 with USB Charger*
PS_ON	1	-	1	-	1	0	1
3VADSW_ON	1	-	1	-	1	0	0
3VSUS_ON	1	-	1	-	0	0	0
5VSUS_ON	1	-	1	-	1	0	1
1.35V_ON	1	-	1	-	0	0	0
SUSC_ECH	1	-	1	-	0	0	0
SUSB_ECH	1	-	1	-	0	0	0

PT8701 請放置 P8700附近,並請放置Trace 上!






Table 5.3 RAMCFG

Strap Pins See Note			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0	(0x0000)
L	L	H	1	(0x0001)
L	H	L	2	(0x0002)
L	H	H	3	(0x0003)
H	L	L	4	(0x0004)
H	L	H	5	(0x0005)
H	H	L	6	(0x0006)
H	H	H	7	(0x0007)
L	L	M	8	(0x0008)
L	M	L	9	(0x0009)
L	M	H	10	(0x000A)
L	H	M	11	(0x000B)
M	L	L	12	(0x000C)
M	L	H	13	(0x000D)

STRAPPING OPTIONS for N16P

DG-07158-001_v05_secured p.197
Table 15-3. GB4B-128 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_BCLK	SOR0_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_BI	RAM_CFG[0]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[3]
ROM_SO	DEVID_SEL	PCIE_CFG	IMB_ALT_ADDR	VGA_DEVICE
STRAP0	Sleep test print for pull-up to 3V3_ACN and pull-down to GND. (Sleep test is a better package)			
STRAP1	Sleep test print for pull-up to 3V3_ACN and pull-down to GND. Do not Sleep.			
STRAP2				
STRAP3				
STRAP4				

Table 15-2. PU PD

	PU	PD
4.99Kohm	1000	0000
10.0Kohm	1001	0001
15.0Kohm	1010	0010
20.0Kohm	1011	0011
24.0Kohm	1100	0100
30.0Kohm	1101	0101
34.0Kohm	1110	0110
40.0Kohm	1111	0111

+1.35V	PR010
+1.5V	10Kohm

Change R7616 & R7606 VRAM Vendor

USE GDDR5 VRAM 128Mb x 32 (8128Mb)

Samsung atxap 0x3 Samsung/R4G41325FC-BC03 - pull-down 20Kohm +1.35V

MLccron atxap 0x4 Micron/EDW4032BAG-60-F - pull-down 24.9Kohm +1.35V


USE GDDR5 VRAM 256Mb x 32 (8128Mb)

MLccron atxap 0x3 Micron/MT51J254M32BF-60-A - pull-up 1.0Kohm +1.35V

Samsung atxap 0x8 Samsung/R4G40325PB-BC03 - pull-up 4.99Kohm +1.35V

STRAPPING OPTIONS for N17P

USE ACN GCR_2.0



N17P USE GDDR5 VRAM 256Mb x 32 (1024Mb)

N17P Strap use 100Kohm

VRAM Source	STRAP5	STRAP4	STRAP3	RAMCFG Setting			
1X000-0000420 MICRON/MT51J254M32BF-70-A	L	L	L	H	0x1	256Mb x 32 (1024Mb) *4 pcs	
1X000-00001100 HYUNDAI/H5G3C04MJR-R0C	L	L	L	H	0x2		
1X000-00001000 SAMSUNG/R4G41325FE-HC28	H	H	H	H	0x7	128Mb x 32 (512Mb) *4 pcs	
1X000-00000000 ELPIDOR/EDW4032BAG-70-F-D	L	L	M	M	0x8		
	STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
	L	L	L	0	0	0	0
	L	L	H	0	0	0	1

N17P SORx_EXPOSED Strap

Row Index	ROM_SO	ROM_BI	ROM_BCLK	SOR0_EXPOSED	SOR1_EXPOSED	SOR2_EXPOSED	SOR3_EXPOSED
0	H	H	H	ENABLE	DISABLE	DISABLE	DISABLE
1	H	H	H	DISABLE	ENABLE	DISABLE	DISABLE
2	H	H	M	DISABLE	DISABLE	DISABLE	DISABLE

Table 3. N17P-G0/-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-70-A	A-die	0x1	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24MJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production candidate
4 Gb	128Mx32	1.35V and 1.5V ²	Samsung	K4G41325FE-HC28	E-die	0x7	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC4H24AJR-R0C	A-die	0x6	7 Gbps	N/A	Full	Production candidate
			Micron	EDW4032BAG-70-F	A-die	0x8	7 Gbps	N/A	Full	Post production candidate

Notes:

- For N17P-Gx, the maximum allowable memory case temperature is 85 °C.
- N17P-Gx runs WCLK up to 3000 MHz with FBVDD = 1.35V. DVS is required to run WCLK > 3000 MHz.

Table 5.6 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins Note 1		Functions Selected by This Strapping				
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	0
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	0	0	1
H	L	H	0	0	1	0
H	H	L	0	1	0	0
H	H	H	0	1	1	1

Table 5.4 Display Link to SORx_EXPOSED Mapping for Down Designs

Total Display Links (HDMI, DP or DVI)		Total Enabled for Audio (HDMI, DP or DVI)		See This Row of Table 5.5	
		Is eDP Supported on:			
		FPGA or IPFC or IPSP or IPSP2			
4	4	---	---	15	---
4	3	yes	---	14	---
4	3	---	yes	13	---
4	3	---	---	12	---
3	3	---	---	11	---
3	2	yes	---	10	---
3	2	---	yes	9	---
3	2	---	---	8	---
2	2	---	yes	7	---
2	1	yes	---	6	---
2	1	---	yes	5	---
1	1	---	---	4	---
1	0	yes	---	3	---
1	0	---	yes	2	---
1	0	---	---	1	---


ASUS

Title: VGA_XTALSTRAPPING

Engineer: Ben_Fang

Model: GL502VD

+1.2V / +VTT / +2.5V[For Memory]





Project Name

GL502

Rev

1.0

Title : POWER_VGFX_CORE

Size

A


Dept.: NB Power team

Engineer: Edison


Date: Wednesday, February 15, 2017

Sheet 85 of 102


DP(link C)




GPIO, TEMP SENSOR, JTAG



Thermal Protection



DVI(link D)




GPIO ASSIGNMENTS






GPIO	I/O	ACTIVE	USAGE
0	OUT		NVVDD_PWM_VID
1	OUT		GC6_FB_EN
2	OUT		GPU_EVENT# /WAKE*
3	OUT		VDD5_PWM
4	OUT		IV8_MAIN_EN
5	OUT		FRM_LCK
6	IN		NVVDD_PSI
7	OUT		LCD_BL_PWM
8	IN		MEM_VDD_CTL
9	I/O		THERM_ALERT
10	OUT		MEM_VREF_CTL
11	OUT		LCD_VDD
12	IN		PWR_LEVEL
13	OUT		LCD_BLEN
14	IN		HPD_IFPA
15	IN		HPD_IFPB
16	IN		SYS_PEX_RST_MON#
17	IN		HPD_IFPD
18	IN		HPD_IFPE
19	IN		3D VISION/STEREO
20	OUT		NVVDD5_PSI
21	OUT		UNUSED
OVERT	I/O	High	OVERT

Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm


Thermal Sensor






VGA INT. Thermal sensor address 0x9E and 0x9C




<Variant Name>

		Project Name	Rev
		GL502	1.0
Title : POWER_VGFX_CORE			
Size			
A	Dept.:	NB Power team	Engineer: Edison
Date: Wednesday, February 15, 2017		Sheet	82 of 102

Kabylake IMVP8 Power [For CPU]



PR8056	N series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
230W	-	24.3Kohm

		Title : PWR_BAT_CON & GAUGE	
ASUSTek Computer INC		Engineer: Ben_Fang	
Size	Project Name		Rev
C	GL502VD		1.0
Date:	Wednesday, February 15, 2017	Sheet	65 of 102

The diagram shows the NTBP-GX-A2 module with the following pin connections:

Pin	Signal	Type
AG10	DACA_VDD	NC
AP9	DACA_VREF	TSEN_VREF
AP8	DACA_RSET	NC
GP10	GPIO0	NC
GP11	GPIO1	NC
GP12	GPIO2	NC
GP13	GPIO3	NC
GP14	GPIO4	NC
GP15	GPIO5	NC
GP16	GPIO6	NC
GP17	GPIO7	NC
GP18	GPIO8	NC
GP19	GPIO9	NC
GP20	GPIO10	NC
GP21	GPIO11	NC
GP22	GPIO12	NC
GP23	GPIO13	NC
GP24	GPIO14	NC
GP25	GPIO15	NC
GP26	GPIO16	NC
GP27	GPIO17	NC
GP28	GPIO18	NC
GP29	GPIO19	NC
GP30	GPIO20	NC
GP31	GPIO21	NC
GP32	GPIO22	NC
GP33	GPIO23	NC
GP34	GPIO24	NC
GP35	GPIO25	NC
GP36	GPIO26	NC
GP37	GPIO27	NC
GP38	GPIO28	NC
GP39	GPIO29	NC
GP40	GPIO30	NC
GP41	GPIO31	NC
GP42	GPIO32	NC
GP43	GPIO33	NC
GP44	GPIO34	NC
GP45	GPIO35	NC
GP46	GPIO36	NC
GP47	GPIO37	NC
GP48	GPIO38	NC
GP49	GPIO39	NC
GP50	GPIO40	NC
GP51	GPIO41	NC
GP52	GPIO42	NC
GP53	GPIO43	NC
GP54	GPIO44	NC
GP55	GPIO45	NC
GP56	GPIO46	NC
GP57	GPIO47	NC
GP58	GPIO48	NC
GP59	GPIO49	NC
GP60	GPIO50	NC
GP61	GPIO51	NC
GP62	GPIO52	NC
GP63	GPIO53	NC
GP64	GPIO54	NC
GP65	GPIO55	NC
GP66	GPIO56	NC
GP67	GPIO57	NC
GP68	GPIO58	NC
GP69	GPIO59	NC
GP70	GPIO60	NC
GP71	GPIO61	NC
GP72	GPIO62	NC
GP73	GPIO63	NC
GP74	GPIO64	NC
GP75	GPIO65	NC
GP76	GPIO66	NC
GP77	GPIO67	NC
GP78	GPIO68	NC
GP79	GPIO69	NC
GP80	GPIO70	NC
GP81	GPIO71	NC
GP82	GPIO72	NC
GP83	GPIO73	NC
GP84	GPIO74	NC
GP85	GPIO75	NC
GP86	GPIO76	NC
GP87	GPIO77	NC
GP88	GPIO78	NC
GP89	GPIO79	NC
GP90	GPIO80	NC
GP91	GPIO81	NC
GP92	GPIO82	NC
GP93	GPIO83	NC
GP94	GPIO84	NC
GP95	GPIO85	NC
GP96	GPIO86	NC
GP97	GPIO87	NC
GP98	GPIO88	NC
GP99	GPIO89	NC
GP100	GPIO90	NC
GP101	GPIO91	NC
GP102	GPIO92	NC
GP103	GPIO93	NC
GP104	GPIO94	NC
GP105	GPIO95	NC
GP106	GPIO96	NC
GP107	GPIO97	NC
GP108	GPIO98	NC
GP109	GPIO99	NC
GP110	GPIO100	NC
GP111	GPIO101	NC
GP112	GPIO102	NC
GP113	GPIO103	NC
GP114	GPIO104	NC
GP115	GPIO105	NC
GP116	GPIO106	NC
GP117	GPIO107	NC
GP118	GPIO108	NC
GP119	GPIO109	NC
GP120	GPIO110	NC
GP121	GPIO111	NC
GP122	GPIO112	NC
GP123	GPIO113	NC
GP124	GPIO114	NC
GP125	GPIO115	NC
GP126	GPIO116	NC
GP127	GPIO117	NC
GP128	GPIO118	NC
GP129	GPIO119	NC
GP130	GPIO120	NC

Pin configuration diagram for the N16P-GX-A2 device. The diagram shows a square package with pins labeled NC19, NC21, NC20, NC29, NC28, NC27, NC26, NC25, NC24, NC23, and NC22. The top pins are connected to +NVVDD. The bottom pins are connected to AA5, AA4, Y3, Y2, AA3, AA2, Y1, and AA1. The central area is labeled IFPG. A note indicates: "ALL PINS XVDD FOR GM10B/ GK107/GK20B/GF117". The device is identified as N16P-GX-A2 with part number 02004-00450100.

U7001

ALL PINS NC FOR GP12 GP17
ALL PINS NC FOR GP18 EXCEPT GP19A

DP (INTERNAL)	LVDS
DPA_L3 DPA_L3	IFPA_TXC_N IFPA_TXC
DPA_L2 DPA_L2	IFPA_TXD0_N IFPA_TXD0
DPA_L1 DPA_L1	IFPA_TXD1_N IFPA_TXD1
DPA_L0 DPA_L0	IFPA_TXD2_N IFPA_TXD2
DPA_L0 DPA_L0	IFPA_TXD3_N IFPA_TXD3
DPA_L3 DPA_L3	IFPB_TXC_N IFPB_TXC
DPA_L2 DPA_L2	IFPB_TXD4_N IFPB_TXD4
DPA_L1 DPA_L1	IFPB_TXD5_N IFPB_TXD5
DPA_L0 DPA_L0	IFPB_TXD6_N IFPB_TXD6
DPA_L0 DPA_L0	IFPB_TXD7_N IFPB_TXD7

IFPBAB_RSET

IFPBAB_PLLVDD

IFPBAB_I0VDD

IFPBAB_I0VDD

IFPBAB

GPI014

N4 1 T7402

N16P-GX-A2
02004-00450100

U7001L

ALL PINS NC FOR GF117
ALL PINS NC FOR GM108 EXCEPT GPIO18/19

DVI-DL	DVI-SLHDMI	DP
ICDY_SDA ICDY_SCL	ICDY_SDA ICDY_SCL	IFPE_AUX_ICDY_SDA_N IFPE_AUX_ICDY_SCL
TXC TXC	TXC TXC	IFPE_L3_N IFPE_L3
TXD0 TXD0	TXD0 TXD0	IFPE_L2_N IFPE_L2
TXD1 TXD1	TXD1 TXD1	IFPE_L1_N IFPE_L1
TXD2 TXD2	TXD2 TXD2	IFPE_L0_N IFPE_L0
NC FOR GK208		
HPD_E	HPD_E	GPIO18
IC2C_SDA IC2C_SCL		
IFPF_AUX_IC2C_SDA_N IFPF_AUX_IC2C_SCL		
TXC TXC	TXC TXC	IFPF_L3_N IFPF_L3
TXD0 TXD0	TXD0 TXD0	IFPF_L2_N IFPF_L2
TXD1 TXD1	TXD1 TXD1	IFPF_L1_N IFPF_L1
TXD2 TXD2	TXD2 TXD2	IFPF_L0_N IFPF_L0
NC FOR GK208		
HPD_F	HPD_F	GPIO19

AB8
IFPE_PLLVDD

AD6
IFPE_RST

NC FOR GK208

IFPE

AC7
IFPE_I0VDD1

AC8
IFPE_I0VDD2

NC FOR GK208


IFPF

AB3
AC5
AC3
AC2
AD1
AD3
AD2
R1
AF2
AF3
AF1
AG1
AD5
AD4
AF5
AF4
AE4
AE3
P3

1

T7401

N16P-GX-A2
02004-00450100




USE GDDR5 VRAM 12MB x 32 (512MB)

2nd: PN: 02008-00820400 MicronEDW4032BAG-68-F (A-die) ,Strap: 0x4 (+1.35V)




USE GDDR5 VRAM 256Mb x 32 (16GB)

1st: PIN: 82088-00050300 MICRON/MTS12254M32HF-40-A (A-die) ,Strap: 8x8 (+1.35V)


	PR9210
$\approx 1.35V$	8.06Kohms
$\approx 1.3V$	10Kohms






FBB Partition Memory (2 of 2)






Kabylake IMVP3 Power [For CPU]








R1.2_17 EMI Reserve 100pf to Gnd





<Variant Name>

<Variant Name>

		Title : OTH_for test only	
ASUSTeK COMPUTER INC. NB1		Engineer: Ben_Fang	
Size A	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 68 of 102	


<Variant Name>

		Title : EC_IT8569	
ASUSTeK COMPUTER INC. EPAD		Engineer:	Ben_Fang
Size Custom	Project Name GL502VD		Rev 1.0
Date: Wednesday, February 15, 2017		Sheet 66 of 102	


		Title : PWR_BAT_CON & GAUGE	
ASUSTek Computer INC		Engineer: Ben_Fang	
Size	Project Name		Rev
C	GL502VD		1.0
Date:	Wednesday, February 15, 2017	Sheet	64 of 102

USB3.0
EMI-Protection

12/10/25
L5201, L5202, L5207, L5208
09G092090400




From PCH




USB2.0 EMI-Protection




R1.1-4/13-5



R1.1-4/13-5




USB Power_2.5A



USB3.0/USB 2.0
ESD-Protection

R1.1-4/13-5



<Variant Name>